Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp4763707imm;
        Tue, 7 Aug 2018 07:02:09 -0700 (PDT)
X-Google-Smtp-Source: AAOMgpcB4TgXeiIsvIF1riQNoTg2yEsj6mARoNc0D+r62iTtRtlrKIGcG613EKqtbnOzx1zFJw7b
X-Received: by 2002:a65:52cc:: with SMTP id z12-v6mr18907290pgp.69.1533650529556;
        Tue, 07 Aug 2018 07:02:09 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1533650529; cv=none;
        d=google.com; s=arc-20160816;
        b=F2d92UPusWKn9tA2WJlXopecS0lBmDxcJc+lK6ZbZ38WpbQSL0Z873mWcEht0U/KBp
         jSJF+faqU4eV20Shm9GDZIpOtoZ1qtcELJKzZm90gRTBXcDJSSEsHb60s4YjnQDMTdLR
         6uqI0lFYMBeONhxS5gwNwQt1950nl9OYMhl+hXQzd9xWbrgrI5n79AERIWnlwocNU3V7
         DNKuTZcMzf4WinT79Avty/4OnjMAaBgVCy49FE52x/mspdl1Fh/AR+s8p96E+6EqQoH2
         FjqfNyLqAeX22bnvJisfCBbDMqdudI9E3fhoO61uwf1DuAh93unG3+Ew3+QwxG/KSdGr
         kBRA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:arc-authentication-results;
        bh=gzqddLs7w9gddBsZKDcFG8U8JynsJ/Rt9NuVMjRZH3c=;
        b=Ct0re9MjUq7ab2J7SnbuofqCh0iYe6U9SSgCBM+AOo3DrXVcicja1tR/+VwgTNCauR
         xfl8cwhuTjn9jUfZBVdaQUW0mS5Hh6UvqICyTNK0kuO9ipvOcxnIZiQ6IJUJHN/niALD
         IkG9py8zgKpVw4r7tAkH5csDikEEqIsOaZx5evyV7qxqEXa3+GRGn4TAdEko4mXB3DY2
         GYESY8RQXIVgMQL/kpdG1vAmZ8PAtMgcxsCqqtciIL/S1DS4afxcv/ff5dhrAuvM94xX
         ttNAufUhL5nnt6+TIKtKM40oJZ+GxCQXRxb0ZYFRRw7JjFldEOhUezG8OHejaFJ33cnd
         tlwA==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id p11-v6si1083696plr.131.2018.08.07.07.01.54;
        Tue, 07 Aug 2018 07:02:09 -0700 (PDT)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S2389514AbeHGQPD (ORCPT <rfc822;1990.zhangzhen@gmail.com>
        + 99 others); Tue, 7 Aug 2018 12:15:03 -0400
Received: from hqemgate16.nvidia.com ([216.228.121.65]:12393 "EHLO
        hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S2389244AbeHGQPD (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 7 Aug 2018 12:15:03 -0400
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1, AES128-SHA)
        id <B5b69a6000000>; Tue, 07 Aug 2018 07:00:32 -0700
Received: from HQMAIL103.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Tue, 07 Aug 2018 07:00:34 -0700
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Tue, 07 Aug 2018 07:00:34 -0700
Received: from HQMAIL101.nvidia.com (172.20.187.10) by HQMAIL103.nvidia.com
 (172.20.187.11) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Tue, 7 Aug
 2018 14:00:34 +0000
Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL101.nvidia.com
 (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend
 Transport; Tue, 7 Aug 2018 14:00:34 +0000
Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5b69a5ff000c>; Tue, 07 Aug 2018 07:00:33 -0700
From:   Aapo Vienamo <avienamo@nvidia.com>
To:     Ulf Hansson <ulf.hansson@linaro.org>,
        Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        Thierry Reding <thierry.reding@gmail.com>,
        Jonathan Hunter <jonathanh@nvidia.com>,
        Adrian Hunter <adrian.hunter@intel.com>,
        Mikko Perttunen <mperttunen@nvidia.com>
CC:     <linux-mmc@vger.kernel.org>, <devicetree@vger.kernel.org>,
        <linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
        Aapo Vienamo <avienamo@nvidia.com>
Subject: [PATCH 6/8] arm64: dts: tegra210: Add SDMMC4 DQS trim value
Date:   Tue, 7 Aug 2018 17:00:02 +0300
Message-ID: <1533650404-18125-7-git-send-email-avienamo@nvidia.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1533650404-18125-1-git-send-email-avienamo@nvidia.com>
References: <1533650404-18125-1-git-send-email-avienamo@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Add the HS400 DQS trim value for Tegra210 SDMMC4.

Signed-off-by: Aapo Vienamo <avienamo@nvidia.com>
---
 arch/arm64/boot/dts/nvidia/tegra210.dtsi | 1 +
 1 file changed, 1 insertion(+)

diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
index 14da98a..f8e5f09 100644
--- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
@@ -1115,6 +1115,7 @@
 		assigned-clocks = <&tegra_car TEGRA210_CLK_SDMMC4>,
 				  <&tegra_car TEGRA210_CLK_PLL_C4_OUT0>;
 		assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_C4_OUT0>;
+		nvidia,dqs-trim = <40>;
 		status = "disabled";
 	};
 
-- 
2.7.4