Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp4764476imm;
        Tue, 7 Aug 2018 07:02:42 -0700 (PDT)
X-Google-Smtp-Source: AAOMgpfXUTPag7ggda/YS+jZzp75FVLKf6jghZqo2CKJm3Ii4n4X0z7Xzxgayr3kJF7GrRDLBrK1
X-Received: by 2002:a63:7007:: with SMTP id l7-v6mr18735202pgc.206.1533650562749;
        Tue, 07 Aug 2018 07:02:42 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1533650562; cv=none;
        d=google.com; s=arc-20160816;
        b=HZARJnAZutpUZz5nsJHxV+T+RTNpYrK68vEUFaCoIo3TA26hpYxz3QZqPZBfq8BQKk
         KsCNt4v1JyfYXM1KoJ8WFbsLpB9OH2qb0wWnjhP4vgVNZVHdK4TLrID5BqGlSzpTokCE
         y0eusq5GQwBXsnH3EBHe/GrV6AKM5qdioRxPHldM5+ifXoeoDnWbCu8mz+/rJelVcSw5
         nqOhT5W7mzUrHhAQLTivBFqYOHfSUlkYMu/pPhq0e8Jbuoaaukw4d8uAOSGscSr3CuEq
         x390+yZKoSTRJ2HM34pl7CLqiS2M7sePmnGeWz2no2U5Nxc1gb2Fg4zvh7jH/eHHd5tg
         ndDA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:arc-authentication-results;
        bh=pRDPnQPTBHLZYOMYptK54Yi8WT5DlJZByA6M0fqmFEM=;
        b=ed11DN4Jb8CCQCnsrXHnvgdKVMEG+LOpbEYH4pbHo2Gr03HPzBI4Bmp/fixyok8SGh
         3ufYy0nfV41DVvAAg/u0hO1qY6P76yxp3Ppvg8jSGRhIFeS4DIxzvmgQRCCnB1C/Hnai
         gzmBR9k8bPHmppzU8rHbvkaWfZnsLRqdl9v1YYx4LRZxNmKeWD0ZAr4fo8shi03Fq0DB
         OcwLVgNObQPj8DHrc8gg5EboBfMIogvEpRhNli6E+tdC8+OOnzYC6WhF26v+14xsZeF/
         UGKuwFJf3as2vltT8QT/sgXkHWP7Mvz1mh+rLZN40kWQgRUDlXlzHk6XtAao9RMj/+Gt
         shTg==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id u1-v6si1055682plk.97.2018.08.07.07.02.27;
        Tue, 07 Aug 2018 07:02:42 -0700 (PDT)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S2389498AbeHGQPB (ORCPT <rfc822;1990.zhangzhen@gmail.com>
        + 99 others); Tue, 7 Aug 2018 12:15:01 -0400
Received: from hqemgate14.nvidia.com ([216.228.121.143]:8903 "EHLO
        hqemgate14.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S2389244AbeHGQPA (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 7 Aug 2018 12:15:00 -0400
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate14.nvidia.com (using TLS: TLSv1, AES128-SHA)
        id <B5b69a5f20000>; Tue, 07 Aug 2018 07:00:18 -0700
Received: from HQMAIL106.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Tue, 07 Aug 2018 07:00:32 -0700
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Tue, 07 Aug 2018 07:00:32 -0700
Received: from HQMAIL102.nvidia.com (172.18.146.10) by HQMAIL106.nvidia.com
 (172.18.146.12) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Tue, 7 Aug
 2018 14:00:31 +0000
Received: from HQMAIL102.nvidia.com (172.18.146.10) by HQMAIL102.nvidia.com
 (172.18.146.10) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Tue, 7 Aug
 2018 14:00:31 +0000
Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL102.nvidia.com
 (172.18.146.10) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend
 Transport; Tue, 7 Aug 2018 14:00:31 +0000
Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5b69a5fc000a>; Tue, 07 Aug 2018 07:00:31 -0700
From:   Aapo Vienamo <avienamo@nvidia.com>
To:     Ulf Hansson <ulf.hansson@linaro.org>,
        Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        Thierry Reding <thierry.reding@gmail.com>,
        Jonathan Hunter <jonathanh@nvidia.com>,
        "Adrian Hunter" <adrian.hunter@intel.com>,
        Mikko Perttunen <mperttunen@nvidia.com>
CC:     <linux-mmc@vger.kernel.org>, <devicetree@vger.kernel.org>,
        <linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
        Aapo Vienamo <avienamo@nvidia.com>
Subject: [PATCH 5/8] arm64: dts: tegra186: Add SDMMC4 DQS trim value
Date:   Tue, 7 Aug 2018 17:00:01 +0300
Message-ID: <1533650404-18125-6-git-send-email-avienamo@nvidia.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1533650404-18125-1-git-send-email-avienamo@nvidia.com>
References: <1533650404-18125-1-git-send-email-avienamo@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Add the HS400 DQS trim value for Tegra186 SDMMC4.

Signed-off-by: Aapo Vienamo <avienamo@nvidia.com>
---
 arch/arm64/boot/dts/nvidia/tegra186.dtsi | 1 +
 1 file changed, 1 insertion(+)

diff --git a/arch/arm64/boot/dts/nvidia/tegra186.dtsi b/arch/arm64/boot/dts/nvidia/tegra186.dtsi
index 6e9ef26..9e07bc6 100644
--- a/arch/arm64/boot/dts/nvidia/tegra186.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra186.dtsi
@@ -313,6 +313,7 @@
 		nvidia,pad-autocal-pull-down-offset-1v8-timeout = <0x0a>;
 		nvidia,default-tap = <0x5>;
 		nvidia,default-trim = <0x9>;
+		nvidia,dqs-trim = <63>;
 		status = "disabled";
 	};
 
-- 
2.7.4