Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp4820942imm;
        Tue, 7 Aug 2018 07:55:52 -0700 (PDT)
X-Google-Smtp-Source: AAOMgpcKvmdb1zbP+T8k9KtbuvgloX3n8TUOC0TRpDU/nw+LkXnZQF5LGj9uoMPBwm3awGscWw/4
X-Received: by 2002:a17:902:9a83:: with SMTP id w3-v6mr18319821plp.75.1533653751990;
        Tue, 07 Aug 2018 07:55:51 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1533653751; cv=none;
        d=google.com; s=arc-20160816;
        b=SEylARTlc/T+KGaNYTiKqDss+p95RBsr4rCsFKkcPFx0t7n+PA/3DfYUG52qLWzn0u
         ju7Z7e/vSna7dpajGQCnsNbvr8YNSHcU4EGV7+3P8nZ228q1tRL8lnz51NcbwGRfc78N
         IBj7uVh9nY/8MNfXgrAnC8Ditu6P7kOkULmWIvqJyryQumE7I72k4GP6B7QeDJ9154oC
         ajZkyiT2BlIodut5ZYt7rCCAl/ticDzegTnYS6Alm+Pk/W/9rtAtUgu/T0M7yozMbhVi
         84Cryfel+UeU6CTJR0VJ9RoNVd6ievTHnxRjQ0h6LAaObwI/B8sIhHkbZLNrWw3Kr4qM
         nblA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:arc-authentication-results;
        bh=j7DI3VIwqUYa/sQ9dFBN62JeM8iToao6rmzie2za2gs=;
        b=fHiTkWTkOEQ4VVJtAnAQdN7tUXR8dx+MQlyJFCNR6TJT65ajl8LCgaRmTLo92grK+S
         2kBP4AHKDybcNhcfg87CC4ifCRt8ozFcV3SL9c3zo8/yPFo6cFcTBkS08FMlwzdy43bu
         C3MYc7bwJWNzHTrqMizyiI7c3XnDGXZt8K8vKDI3W6KdYesdmasCuRGYk7jGydFw8Kja
         tUFy9Xw16CowzeHEtvr2bXtsby1HKgdrrdz5sX9tPJsi2n6L/sS6H0WV+Hq6HZOb1PWU
         Yj8LWEG3ZaqA5Ap9V7RO6fTbvHXHUrVxjQDWG4ZxM9/efu+DLF7625npf/0zEK8RHyoS
         Kpjw==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id y187-v6si1472267pgd.459.2018.08.07.07.55.37;
        Tue, 07 Aug 2018 07:55:51 -0700 (PDT)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S2389561AbeHGQPJ (ORCPT <rfc822;1990.zhangzhen@gmail.com>
        + 99 others); Tue, 7 Aug 2018 12:15:09 -0400
Received: from hqemgate16.nvidia.com ([216.228.121.65]:12405 "EHLO
        hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S2389201AbeHGQPJ (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 7 Aug 2018 12:15:09 -0400
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1, AES128-SHA)
        id <B5b69a6060000>; Tue, 07 Aug 2018 07:00:38 -0700
Received: from HQMAIL105.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Tue, 07 Aug 2018 07:00:40 -0700
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Tue, 07 Aug 2018 07:00:40 -0700
Received: from HQMAIL102.nvidia.com (172.18.146.10) by HQMAIL105.nvidia.com
 (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Tue, 7 Aug
 2018 14:00:40 +0000
Received: from HQMAIL108.nvidia.com (172.18.146.13) by HQMAIL102.nvidia.com
 (172.18.146.10) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Tue, 7 Aug
 2018 14:00:40 +0000
Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL108.nvidia.com
 (172.18.146.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend
 Transport; Tue, 7 Aug 2018 14:00:39 +0000
Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5b69a6050002>; Tue, 07 Aug 2018 07:00:39 -0700
From:   Aapo Vienamo <avienamo@nvidia.com>
To:     Ulf Hansson <ulf.hansson@linaro.org>,
        Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        Thierry Reding <thierry.reding@gmail.com>,
        Jonathan Hunter <jonathanh@nvidia.com>,
        "Adrian Hunter" <adrian.hunter@intel.com>,
        Mikko Perttunen <mperttunen@nvidia.com>
CC:     <linux-mmc@vger.kernel.org>, <devicetree@vger.kernel.org>,
        <linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
        Aapo Vienamo <avienamo@nvidia.com>
Subject: [PATCH 8/8] arm64: dts: tegra210: Enable HS400
Date:   Tue, 7 Aug 2018 17:00:04 +0300
Message-ID: <1533650404-18125-9-git-send-email-avienamo@nvidia.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1533650404-18125-1-git-send-email-avienamo@nvidia.com>
References: <1533650404-18125-1-git-send-email-avienamo@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Enable HS400 signaling on Tegra210 SDMMC4 controller.

Signed-off-by: Aapo Vienamo <avienamo@nvidia.com>
---
 arch/arm64/boot/dts/nvidia/tegra210.dtsi | 1 +
 1 file changed, 1 insertion(+)

diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
index f8e5f09..8fe47d6 100644
--- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
@@ -1116,6 +1116,7 @@
 				  <&tegra_car TEGRA210_CLK_PLL_C4_OUT0>;
 		assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_C4_OUT0>;
 		nvidia,dqs-trim = <40>;
+		mmc-hs400-1_8v;
 		status = "disabled";
 	};
 
-- 
2.7.4