Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp21968imm; Tue, 7 Aug 2018 13:08:53 -0700 (PDT) X-Google-Smtp-Source: AAOMgpf1/eRxSV2Tm43XHFxOrAOfplVhWQSBsfZLqO3YF6+WP93TWAGOH6DpZd5NQ+SUbOv+8RGW X-Received: by 2002:a17:902:76c7:: with SMTP id j7-v6mr19111954plt.275.1533672533908; Tue, 07 Aug 2018 13:08:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1533672533; cv=none; d=google.com; s=arc-20160816; b=IxzJ1LUIREbzMR5phu3WpiXfo8RkFNrYtnrU9CzDzFodkJpZ/Akl3KY7GOITTOyVmw ClHeBeROH5Zdvf94SAv2s5TgUDIHwS836kHxo9TbLckNmDDN3YNH3TzgryLJvMgB/Kv3 p/7GW1HUAr34TEHKd5mRx8odbB1v5+nh4ZhzxmcfSVE4GSra/fq7ZOs5PRRc1lSlc8qC DdsUXhyCCTkM67AvzzQS/6uSAUMCWfJh9PVLcSUiPheBf2HlNNEXtb9gebM1Wo12/2ic 2eCLBesIjImKnWyv095rMIkbbhfGPpM+XlolID5elR+wwoyMMi5JTH+5/z82OaISuUZb amhQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :organization:references:in-reply-to:date:cc:to:from:subject :message-id:arc-authentication-results; bh=VW1999xs5Vdx0Gy7+44sQ8+UFr6qnJhhjJ0YmjI73/8=; b=kR1f6gsiBHoZN0lNKV2aXSXe4cuRgQkeiinRG8r9bZ+26azzn+rIvwLMfgKwO1iwv6 mF52STJhoKGbdQkCr/DwQWkfJRXU+myKaq+nU30IYpTcCITragRStn3ViqGyr9NAqOln K6YIPNs414WfIrcT8GqADaF8RITmasVyqNNrCtbbhVHtIutCPD+BZCLv/NUkzn1t9MqN XgQaU3tJmytqUoLoB6q6A9UVMfq53YRE04QyTPrZk12+h0Qw8wFHC8jZet4Zdwm8CLGY txl+r5piysVNer9WcjZRCic7fR33DDpMOCcX4K1gRrto5djEhZ4uKZSMd8AjxT2fOXs3 57RQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v65-v6si2294648pfk.261.2018.08.07.13.08.39; Tue, 07 Aug 2018 13:08:53 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2389470AbeHGVeN (ORCPT + 99 others); Tue, 7 Aug 2018 17:34:13 -0400 Received: from mga04.intel.com ([192.55.52.120]:18934 "EHLO mga04.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729922AbeHGVeM (ORCPT ); Tue, 7 Aug 2018 17:34:12 -0400 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga006.fm.intel.com ([10.253.24.20]) by fmsmga104.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 07 Aug 2018 12:18:22 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.51,456,1526367600"; d="scan'208";a="252776249" Received: from smile.fi.intel.com (HELO smile) ([10.237.72.86]) by fmsmga006.fm.intel.com with ESMTP; 07 Aug 2018 12:18:20 -0700 Message-ID: <58c02aeff4285498272b0a13b8de2dc1282fded9.camel@linux.intel.com> Subject: Re: [PATCH] gpio: Add driver for PC Engines APU2/APU3 GPIOs From: Andy Shevchenko To: Florian Eckert , Christian Lamparter Cc: Linus Walleij , Mika Westerberg , "open list:GPIO SUBSYSTEM" , linux-kernel@vger.kernel.org Date: Tue, 07 Aug 2018 22:18:19 +0300 In-Reply-To: <37e92da47c20e8c771afcdb14c5532d8@dev.tdt.de> References: <20180801111243.2848-1-fe@dev.tdt.de> <1846152.TW98f23PIX@debian64> <37e92da47c20e8c771afcdb14c5532d8@dev.tdt.de> Organization: Intel Finland Oy Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.28.1-2 Mime-Version: 1.0 Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, 2018-08-07 at 13:18 +0200, Florian Eckert wrote: > Hello Andy > > I think this are the information you want to have. > I was rather asking for something like TRM. By schematics, I meant a simplified GPIO buffers and pin control explained on hardware level. Below has nothing to do with either, unfortunately. > On 2018-08-04 20:22, Christian Lamparter wrote: > > As for the APUs. The vendor (PC Engines) happily provides > > PDFs and schematics for their boards: > > > > > > > > -- Andy Shevchenko Intel Finland Oy