Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp1975662imm;
        Thu, 9 Aug 2018 05:24:07 -0700 (PDT)
X-Google-Smtp-Source: AA+uWPwcvdMxqjsyQQoIYT36zVfYvQcdae3ahRhDyb4nc7c23aiuRolB75Ekc2+XOoefnS+Mv6y1
X-Received: by 2002:a17:902:7147:: with SMTP id u7-v6mr1891771plm.154.1533817447216;
        Thu, 09 Aug 2018 05:24:07 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1533817447; cv=none;
        d=google.com; s=arc-20160816;
        b=ZTiJOYEydpxzMOHxi+QUNUq/ptMdkfWQsoCqRllbVPMslo6YEW82uxCcBuarWYZIih
         29lyoYNXQeuBfg4imsQrn+Xx0LDmYR9O4OkUACrFCMvrHVVPnnr8fo/ao+3wLp78fK/Z
         Uu2z5K0B+C7egRTzC+q07Jo8rm8Mj/MQ3wJdmmpmoFlur5KzuhbsRK8t8UjCkL/ziQO2
         59jhUMIJsz2mOf6b6xT6a9f2cAuEz7sHs6zswpFF3Aw6J/lRXMSSTNumLX5esrbfTApn
         fCHbzG1NAie2RvrxNK9rK3trxl+tiasiN/q1+OqgLJ80o10AawteLkArwfEpl2HDnY1L
         A54Q==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding:mime-version
         :references:in-reply-to:message-id:subject:cc:to:from:date
         :arc-authentication-results;
        bh=UuLPi2+c9DZ0n+/Dsb8+Y/Vkctrbv5j6ZdRp1aNig/s=;
        b=fRM9B4mp/dteiVkDyvVTEIIH0LTSqMYn+HN/BmQsGRdjzNNYq+H9tJsi0E87t/DivJ
         2vEyxKPM/r4CSzT7eyGoyUbjopWGCgKUnyfSmMW6IDh4NSU8e4Ws+mtGFkxzyZ35Nn2b
         Ki28I5el2gj9RGGf4g65pw/x3dUcLWjr6dKIr3FPrzWQbdFeXD2+T/YJqIwCPvke3pPe
         voj+QlTjSeO7eyyPDw2Qd4F10p75kYZ2ue5gsJ4QpjuetzdzF2Mw9VJ7NEgeNlFHB9Fd
         S5Uy+0R3guyJ7IZkYCpiNo0YkLjd7V5LVNqbwLNsKK8bifa+c4FcY7kc7kzTeyJlDQpu
         0AaQ==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id l6-v6si5738471plt.497.2018.08.09.05.23.52;
        Thu, 09 Aug 2018 05:24:07 -0700 (PDT)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1731118AbeHIOrn (ORCPT <rfc822;marvinzhang.kernel@gmail.com>
        + 99 others); Thu, 9 Aug 2018 10:47:43 -0400
Received: from hqemgate16.nvidia.com ([216.228.121.65]:18995 "EHLO
        hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1730090AbeHIOrn (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 9 Aug 2018 10:47:43 -0400
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1, AES128-SHA)
        id <B5b6c32250000>; Thu, 09 Aug 2018 05:23:01 -0700
Received: from HQMAIL101.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Thu, 09 Aug 2018 05:23:04 -0700
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Thu, 09 Aug 2018 05:23:04 -0700
Received: from dhcp-10-21-25-168 (10.21.25.201) by HQMAIL101.nvidia.com
 (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Thu, 9 Aug
 2018 12:23:01 +0000
Date:   Thu, 9 Aug 2018 15:22:54 +0300
From:   Aapo Vienamo <avienamo@nvidia.com>
To:     Thierry Reding <thierry.reding@gmail.com>
CC:     Ulf Hansson <ulf.hansson@linaro.org>,
        Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        Jonathan Hunter <jonathanh@nvidia.com>,
        Adrian Hunter <adrian.hunter@intel.com>,
        "Mikko Perttunen" <mperttunen@nvidia.com>,
        <linux-mmc@vger.kernel.org>, <devicetree@vger.kernel.org>,
        <linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH 3/8] mmc: tegra: Implement HS400 enhanced strobe
Message-ID: <20180809152254.03b97af0@dhcp-10-21-25-168>
In-Reply-To: <20180809114345.GL21639@ulmo>
References: <1533650404-18125-1-git-send-email-avienamo@nvidia.com>
        <1533650404-18125-4-git-send-email-avienamo@nvidia.com>
        <20180809114345.GL21639@ulmo>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain; charset="US-ASCII"
Content-Transfer-Encoding: 7bit
X-Originating-IP: [10.21.25.201]
X-ClientProxiedBy: UKMAIL101.nvidia.com (10.26.138.13) To HQMAIL101.nvidia.com
 (172.20.187.10)
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On Thu, 9 Aug 2018 13:43:45 +0200
Thierry Reding <thierry.reding@gmail.com> wrote:

> On Tue, Aug 07, 2018 at 04:59:59PM +0300, Aapo Vienamo wrote:
> > Implement HS400 enhanced strobe.  
> 
> Can you provide a little more information about what the impact is of
> this? Does this increase throughput? How much?

The eMMC enhanced strobe is a mechanism that can be used instead of the
HS400 tuning procedure. Note that the delay line calibration implemented
later on in this series is Tegra specific and has to be performed
regardless of which type of HS400 tuning mechanism is used.

> > 
> > Signed-off-by: Aapo Vienamo <avienamo@nvidia.com>
> > ---
> >  drivers/mmc/host/sdhci-tegra.c | 22 ++++++++++++++++++++++
> >  1 file changed, 22 insertions(+)
> > 
> > diff --git a/drivers/mmc/host/sdhci-tegra.c b/drivers/mmc/host/sdhci-tegra.c
> > index 426f7ea..d81143b 100644
> > --- a/drivers/mmc/host/sdhci-tegra.c
> > +++ b/drivers/mmc/host/sdhci-tegra.c
> > @@ -43,6 +43,9 @@
> >  #define SDHCI_CLOCK_CTRL_PADPIPE_CLKEN_OVERRIDE		BIT(3)
> >  #define SDHCI_CLOCK_CTRL_SPI_MODE_CLKEN_OVERRIDE	BIT(2)
> >  
> > +#define SDHCI_TEGRA_VENDOR_SYS_SW_CTRL			0x104
> > +#define SDHCI_TEGRA_SYS_SW_CTRL_ENHANCED_STROBE		BIT(31)
> > +
> >  #define SDHCI_TEGRA_VENDOR_CAP_OVERRIDES		0x10c
> >  #define SDHCI_TEGRA_CAP_OVERRIDES_DQS_TRIM_MASK		0x00003f00
> >  #define SDHCI_TEGRA_CAP_OVERRIDES_DQS_TRIM_SHIFT	8
> > @@ -271,6 +274,22 @@ static void tegra_sdhci_set_tap(struct sdhci_host *host, unsigned int tap)
> >  	}
> >  }
> >  
> > +static void tegra_sdhci_hs400_enhanced_strobe(struct mmc_host *mmc,
> > +					      struct mmc_ios *ios)
> > +{
> > +	struct sdhci_host *host = mmc_priv(mmc);
> > +	u32 reg;
> > +
> > +	reg = sdhci_readl(host, SDHCI_TEGRA_VENDOR_SYS_SW_CTRL);
> > +	pr_err("enhanced strobe: %d\n", ios->enhanced_strobe);  
> 
> Left-over debug error?

Yep.

> 
> > +	if (ios->enhanced_strobe)
> > +		reg |= SDHCI_TEGRA_SYS_SW_CTRL_ENHANCED_STROBE;
> > +	else
> > +		reg &= ~SDHCI_TEGRA_SYS_SW_CTRL_ENHANCED_STROBE;
> > +	sdhci_writel(host, reg, SDHCI_TEGRA_VENDOR_SYS_SW_CTRL);  
> 
> You might want to add blank lines around the if ... else ... block for
> readability.

True.

 -Aapo