Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp284968imm;
        Fri, 10 Aug 2018 11:11:55 -0700 (PDT)
X-Google-Smtp-Source: AA+uWPz8EdFr7aNrQW7Iqr7R0VAen0dOvOg7BvCfGQcjKRF78bkAdqI2QbGIA5onM4NNQrCfHUGa
X-Received: by 2002:a65:5245:: with SMTP id q5-v6mr7339007pgp.67.1533924715090;
        Fri, 10 Aug 2018 11:11:55 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1533924715; cv=none;
        d=google.com; s=arc-20160816;
        b=m7QBtWDNNaDpHMSMVWqf/GveZUocWT3aL1GM8c5RbcIvYgjeoF/fa9h0fEDq8AqJHb
         eQlPp/iOlnH/PTpzPHwdNaeFqcgbX1KuWwQe4NH/eir7Qt0ay9CJvL8VQVr0tfXS0Eg9
         tAaD1/jeimOnxL83VhJKUwCmodsz7I2pvcWKPlKIi358AVVXJyGj9XNrMcXqcY7Yfl0N
         4jaTbpVsZ/InC2NoHn0ryT1Ne/JAA1VV2kgRlJ2FJC7B1R40uGiDI4D+TZhrypkTTdGd
         vH85Zhn65o1QfAbPTuYrtLqf+wOMc07nOAywqmreG+SCVjJUfJ1Xp9/rZtOizdVr/xtu
         8Ehw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:arc-authentication-results;
        bh=30ttbijDIpkMYrwjbzI/txApyrnEZ6HYW+IoFz9vtiM=;
        b=tH3/XJBT38jLjHhs3qQZU1twmN1mDolo7x/GnYqAM5CNyejy1s8ikSLhQYJGKrWd7/
         fIB8FMiN+CM/8ukF4TDoA8yGhwLhFSI8eapSNLhkMMkGe1O6aK1c69VBe+X2ByaYqOoq
         a7OZkLk/PEpV3Cl7yEw5IITauDY24ksnC4i/nUtWJcuDXFBVREIBOpSHK05pl4zDL/e2
         WnQmhaQo8p1gIEviQnIKfUNxbWL05xTcgga0Z/AkP4GudjGtyjGe4bm0uAEJomyvjSiB
         7EhnOS3a6iwbYE4+wNUCiVdWvypTVhnoqKQYHrK7kgx4U1V+7UI5FxmHyB0sOOSpU/xT
         +LqA==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id n1-v6si9066253pge.57.2018.08.10.11.11.40;
        Fri, 10 Aug 2018 11:11:55 -0700 (PDT)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1730546AbeHJUlM (ORCPT <rfc822;stevepeted@gmail.com>
        + 99 others); Fri, 10 Aug 2018 16:41:12 -0400
Received: from hqemgate15.nvidia.com ([216.228.121.64]:11445 "EHLO
        hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1728001AbeHJUlL (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Fri, 10 Aug 2018 16:41:11 -0400
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1, AES128-SHA)
        id <B5b6dd4f90000>; Fri, 10 Aug 2018 11:10:01 -0700
Received: from HQMAIL104.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Fri, 10 Aug 2018 11:10:16 -0700
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Fri, 10 Aug 2018 11:10:16 -0700
Received: from HQMAIL111.nvidia.com (172.20.187.18) by HQMAIL104.nvidia.com
 (172.18.146.11) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 10 Aug
 2018 18:10:15 +0000
Received: from HQMAIL103.nvidia.com (172.20.187.11) by HQMAIL111.nvidia.com
 (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 10 Aug
 2018 18:10:15 +0000
Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL103.nvidia.com
 (172.20.187.11) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend
 Transport; Fri, 10 Aug 2018 18:10:15 +0000
Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5b6dd5040004>; Fri, 10 Aug 2018 11:10:15 -0700
From:   Aapo Vienamo <avienamo@nvidia.com>
To:     Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        Thierry Reding <thierry.reding@gmail.com>,
        Jonathan Hunter <jonathanh@nvidia.com>,
        Ulf Hansson <ulf.hansson@linaro.org>,
        Adrian Hunter <adrian.hunter@intel.com>,
        Mikko Perttunen <mperttunen@nvidia.com>,
        "Stefan Agner" <stefan@agner.ch>
CC:     <devicetree@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>, <linux-mmc@vger.kernel.org>,
        Aapo Vienamo <avienamo@nvidia.com>
Subject: [PATCH v2 28/40] mmc: tegra: Enable UHS and HS200 modes for Tegra210
Date:   Fri, 10 Aug 2018 21:08:30 +0300
Message-ID: <1533924522-1037-29-git-send-email-avienamo@nvidia.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1533924522-1037-1-git-send-email-avienamo@nvidia.com>
References: <1533924522-1037-1-git-send-email-avienamo@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Set nvquirks to enable higher speed modes.

Signed-off-by: Aapo Vienamo <avienamo@nvidia.com>
---
 drivers/mmc/host/sdhci-tegra.c | 4 +++-
 1 file changed, 3 insertions(+), 1 deletion(-)

diff --git a/drivers/mmc/host/sdhci-tegra.c b/drivers/mmc/host/sdhci-tegra.c
index 0959102..8cfa8f4 100644
--- a/drivers/mmc/host/sdhci-tegra.c
+++ b/drivers/mmc/host/sdhci-tegra.c
@@ -846,7 +846,9 @@ static const struct sdhci_tegra_soc_data soc_data_tegra210 = {
 	.pdata = &sdhci_tegra210_pdata,
 	.nvquirks = NVQUIRK_NEEDS_PAD_CONTROL |
 		    NVQUIRK_HAS_PADCALIB |
-		    NVQUIRK_DIS_CARD_CLK_CONFIG_TAP,
+		    NVQUIRK_DIS_CARD_CLK_CONFIG_TAP |
+		    NVQUIRK_ENABLE_SDR50 |
+		    NVQUIRK_ENABLE_SDR104,
 };
 
 static const struct sdhci_pltfm_data sdhci_tegra186_pdata = {
-- 
2.7.4