Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp285275imm; Fri, 10 Aug 2018 11:12:12 -0700 (PDT) X-Google-Smtp-Source: AA+uWPwMeMuOdCilSs9ouzG1Dxy/24eeb20ZdXfdPCjgAuz2pGO4xCaLKW9TufHXSjnvnZpaJw2f X-Received: by 2002:a17:902:b709:: with SMTP id d9-v6mr7105755pls.138.1533924732453; Fri, 10 Aug 2018 11:12:12 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1533924732; cv=none; d=google.com; s=arc-20160816; b=PTbCPeVVFK3P9S3txqchijtW/vY37OrT8LXhX1TeCnFWskvpByrvbWyjrrp7VYlNnp 7XepOouPVe23+p2/vcvyUpECpyVflM4m+2cXt9P4EXQP76Bt9bFBfgrhUTfqKrpGU4Wm wGe+7G+P7xx5KtUQU5vBvMuayVLrHFZAn0uENja5MWBL33mNmHsgggnXP6K0df+5JVvD 316GiFGIrKU68OfOiPatBqZJ//sL3dHVguCZ6CQKlKL45EZsgjkjStP+j0nBaGesJYBv fZZpomNckS1rzcXPibR3/kXFizhwrvwnJGIloc0kl0e/NBMWCX9WGlmJm3FOunzj2U3M fwEg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=8p4XmJb6I0KDR68CqX8gRsMXBVRgidZ21OOHOLG4sfo=; b=CDekKvHKrBwdOk9ogUKp0yVsRz/XCC5+mAl9Ryr25dZvFSNA8wmdk743OEDEh5nhX3 e8rZF2uie7XmSa88ojzk1MiFJMnqGBRRugouKYbpCCc7OFyPuPfQypoR3QZHLSHlLCwP Nm46YM1ybokcDxwZk9PtUs20nz0oIf44Th7Bk3FpYob6j+lZIh7by+2MvFrHVsHHPpex Lq5IzOU7klrS9txYT0OjaUHufwzE46R1usvP34gXe68m4L96d9QK5BvOmP0ftyEkKIHi YOBWkY738JrPlFP3m8uXt+zsAyKoRqyegyQQGJddBlogYxg5Q//AZf/Kv73FAoIQal0X qLqA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y141-v6si11740680pfb.331.2018.08.10.11.11.57; Fri, 10 Aug 2018 11:12:12 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730933AbeHJUli (ORCPT + 99 others); Fri, 10 Aug 2018 16:41:38 -0400 Received: from hqemgate16.nvidia.com ([216.228.121.65]:3686 "EHLO hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728001AbeHJUlh (ORCPT ); Fri, 10 Aug 2018 16:41:37 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1, AES128-SHA) id ; Fri, 10 Aug 2018 11:10:38 -0700 Received: from HQMAIL101.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Fri, 10 Aug 2018 11:10:41 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Fri, 10 Aug 2018 11:10:41 -0700 Received: from HQMAIL105.nvidia.com (172.20.187.12) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 10 Aug 2018 18:10:40 +0000 Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend Transport; Fri, 10 Aug 2018 18:10:40 +0000 Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Fri, 10 Aug 2018 11:10:40 -0700 From: Aapo Vienamo To: Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , Ulf Hansson , Adrian Hunter , Mikko Perttunen , Stefan Agner CC: , , , , Aapo Vienamo Subject: [PATCH v2 36/40] arm64: dts: tegra210: Add sdmmc pad auto calibration offsets Date: Fri, 10 Aug 2018 21:08:38 +0300 Message-ID: <1533924522-1037-37-git-send-email-avienamo@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1533924522-1037-1-git-send-email-avienamo@nvidia.com> References: <1533924522-1037-1-git-send-email-avienamo@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add the calibration offset properties used for automatic pad drive strength calibration. Signed-off-by: Aapo Vienamo --- arch/arm64/boot/dts/nvidia/tegra210.dtsi | 12 ++++++++++++ 1 file changed, 12 insertions(+) diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi index bc1918e..2a80f2b 100644 --- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi @@ -1051,6 +1051,10 @@ pinctrl-names = "sdmmc-3v3", "sdmmc-1v8"; pinctrl-0 = <&sdmmc1_3v3>; pinctrl-1 = <&sdmmc1_1v8>; + nvidia,pad-autocal-pull-up-offset-3v3 = <0x00>; + nvidia,pad-autocal-pull-down-offset-3v3 = <0x7d>; + nvidia,pad-autocal-pull-up-offset-1v8 = <0x7b>; + nvidia,pad-autocal-pull-down-offset-1v8 = <0x7b>; status = "disabled"; }; @@ -1062,6 +1066,8 @@ clock-names = "sdhci"; resets = <&tegra_car 9>; reset-names = "sdhci"; + nvidia,pad-autocal-pull-up-offset-1v8 = <0x05>; + nvidia,pad-autocal-pull-down-offset-1v8 = <0x05>; status = "disabled"; }; @@ -1076,6 +1082,10 @@ pinctrl-names = "sdmmc-3v3", "sdmmc-1v8"; pinctrl-0 = <&sdmmc3_3v3>; pinctrl-1 = <&sdmmc3_1v8>; + nvidia,pad-autocal-pull-up-offset-3v3 = <0x00>; + nvidia,pad-autocal-pull-down-offset-3v3 = <0x7d>; + nvidia,pad-autocal-pull-up-offset-1v8 = <0x7b>; + nvidia,pad-autocal-pull-down-offset-1v8 = <0x7b>; status = "disabled"; }; @@ -1087,6 +1097,8 @@ clock-names = "sdhci"; resets = <&tegra_car 15>; reset-names = "sdhci"; + nvidia,pad-autocal-pull-up-offset-1v8 = <0x05>; + nvidia,pad-autocal-pull-down-offset-1v8 = <0x05>; status = "disabled"; }; -- 2.7.4