Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp285381imm; Fri, 10 Aug 2018 11:12:18 -0700 (PDT) X-Google-Smtp-Source: AA+uWPwevaHH+iYW9BBQCuiUtJdb2HGGvmYUzRU/24poEsN3BQefJEgB87my57kBtgEvR5gZqRm7 X-Received: by 2002:a65:498c:: with SMTP id r12-v6mr7579307pgs.112.1533924738210; Fri, 10 Aug 2018 11:12:18 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1533924738; cv=none; d=google.com; s=arc-20160816; b=nmNpaJEIXuHEAoVd1DAkwJjJOgyoZv1OSxXuUTXSzMVT/OBr+/WTsGacTvVs2fztg+ wIhewYUmdgL/9Dmyjq0OX1N8JD+DHi1sikUfu9z714eDe2YS1dpmTC1P2lXjKNKGnCrz YKXkBp+oQMQRqaWYfWesF6Feiw5mfrumNjSS3XAIf0sOSTvh9r6v2rmOMG7uEVALm9Sk yIZt+LcZUuI5JLiQuX9upxinDHl8A89bZavfSI8FY8e88EFkDHRYgG6R05jpA3sHFmcf 1ERaIw7dFCw9/540Ef5ha0NcZ8AYUS0YUORJ/Beea9ifHSR/fE7m/W5xYUnCTG6EuTtl mHgg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=v5yQWY1hQloIhIO2lJm/2pjwhHtez1Gd01HVe8NH0gg=; b=YmVxYk02drGiVMs8KqLwvmo2m+Cc75PDLKxR5urxIx+fedbQkZte45wa8C9jSseX/j S2TTQVUS+/dABgkX5hrWStDqq1Up7i3vEr38TVawQk4z5/r5sy6DUz+9WwmIhQBmKAdp l/LYrBrqjD+IEwdxBJyjYkHWRs+sBdRNBv5JXt0O+J+MNuP4A/DWDTHjIT6lMstZU5Rk fyOzgDrITFGv3JB+Qys+d0h5oAz3/dLLQoBXfoalW3cQCY8APl6G93zo8yTV6ru8PDcV 4faO3DY/hVWr68vWCdXkbjQ6qRndSEwr/t2/qG6LKbnQ+NJ3NGcD/7W0Tsrnqijx4zvZ nAAA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l1-v6si11330295pfd.193.2018.08.10.11.12.03; Fri, 10 Aug 2018 11:12:18 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731062AbeHJUlr (ORCPT + 99 others); Fri, 10 Aug 2018 16:41:47 -0400 Received: from hqemgate15.nvidia.com ([216.228.121.64]:11504 "EHLO hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727520AbeHJUlr (ORCPT ); Fri, 10 Aug 2018 16:41:47 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1, AES128-SHA) id ; Fri, 10 Aug 2018 11:10:36 -0700 Received: from HQMAIL104.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Fri, 10 Aug 2018 11:10:51 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Fri, 10 Aug 2018 11:10:51 -0700 Received: from HQMAIL112.nvidia.com (172.18.146.18) by HQMAIL104.nvidia.com (172.18.146.11) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 10 Aug 2018 18:10:50 +0000 Received: from HQMAIL108.nvidia.com (172.18.146.13) by HQMAIL112.nvidia.com (172.18.146.18) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 10 Aug 2018 18:10:50 +0000 Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL108.nvidia.com (172.18.146.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend Transport; Fri, 10 Aug 2018 18:10:50 +0000 Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Fri, 10 Aug 2018 11:10:50 -0700 From: Aapo Vienamo To: Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , Ulf Hansson , Adrian Hunter , Mikko Perttunen , "Stefan Agner" CC: , , , , Aapo Vienamo Subject: [PATCH v2 39/40] arm64: dts: tegra186: Assign clocks for sdmmc1 and sdmmc4 Date: Fri, 10 Aug 2018 21:08:41 +0300 Message-ID: <1533924522-1037-40-git-send-email-avienamo@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1533924522-1037-1-git-send-email-avienamo@nvidia.com> References: <1533924522-1037-1-git-send-email-avienamo@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Configure sdmmc4 parent clock to pllc4 and sdmmc1 to pllp_out0 by setting the assigned-clocks device tree properties. pllc4 offer better jitter performance and should be used with higher speed modes like HS200 and HS400. Signed-off-by: Aapo Vienamo --- arch/arm64/boot/dts/nvidia/tegra186.dtsi | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/arch/arm64/boot/dts/nvidia/tegra186.dtsi b/arch/arm64/boot/dts/nvidia/tegra186.dtsi index 3b2fe0d..6e9ef26 100644 --- a/arch/arm64/boot/dts/nvidia/tegra186.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra186.dtsi @@ -248,6 +248,9 @@ nvidia,pad-autocal-pull-down-offset-sdr104 = <0x05>; nvidia,default-tap = <0x5>; nvidia,default-trim = <0xb>; + assigned-clocks = <&bpmp TEGRA186_CLK_SDMMC1>, + <&bpmp TEGRA186_CLK_PLLP_OUT0>; + assigned-clock-parents = <&bpmp TEGRA186_CLK_PLLP_OUT0>; status = "disabled"; }; @@ -299,6 +302,9 @@ interrupts = ; clocks = <&bpmp TEGRA186_CLK_SDMMC4>; clock-names = "sdhci"; + assigned-clocks = <&bpmp TEGRA186_CLK_SDMMC4>, + <&bpmp TEGRA186_CLK_PLLC4_VCO>; + assigned-clock-parents = <&bpmp TEGRA186_CLK_PLLC4_VCO>; resets = <&bpmp TEGRA186_RESET_SDMMC4>; reset-names = "sdhci"; nvidia,pad-autocal-pull-up-offset-hs400 = <0x05>; -- 2.7.4