Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp285455imm; Fri, 10 Aug 2018 11:12:22 -0700 (PDT) X-Google-Smtp-Source: AA+uWPyv/Rpy9Z4y/m0tu7pYyHWs9Nsi/TR5ZGYyxjjVvb9x1gYorr0bQaq5KrBk3uix3M8iYdJC X-Received: by 2002:a17:902:8341:: with SMTP id z1-v6mr6927175pln.51.1533924742866; Fri, 10 Aug 2018 11:12:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1533924742; cv=none; d=google.com; s=arc-20160816; b=D7nJZSZNjKApxng6ld5H5a/CrUOa2RFUYRIuvu45oaqjpBMKE2KlJUUmtxgYmqGmJq 5jzJOivekxrZpXOa26r95qZWhLQ9tE0v5GQMcNJ2aSeSthO70qlM/GL6FXcg0Hk829/x r5HSX8YCfA4oDghoAzpdMdBI59PLm/8/u9Ph5bm7FAj3X9rurjQy/yjEquPkEdroDBhV QiYqhSxsSIHVzx90nEy9qQG0wFuDEn6QK67D7QZRERgzFkxJhIetF3njxqvp/PLi1Xrg 3w0ZzJXF3dbI1zLyXFIR80aJbHEikpjMXHUxzHbfrSSIhh+V9bxIawOGOHuNv31s6IIg 4/1g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=NRmEFoeQ6WicUlVw00R9w8puiUBCjH/9U1sqkYWM044=; b=Lu6J8ouBbQOYaOVNBifS5qCWdutey5WAVXEU1ljE+cJc6uNXCOEBGuuDbRy29VKBOu nlkWYwvn8dfHc6Fa1pR1L0np/HPxrYmTN+auj9R1FyO4elVAJH0buyZ9lb3pfu87fiAH pTVta2CIysmznWKCQAhH3H2+yYt8iNmrv5g3i6OzhYm2NRTbSuk5g4gjvN8JPnFItquX dF5c/DfhsF28KV4+CNaAezXkenFum5jsyvoFIbpbOdhKKr+zaf+aoO6fG/UHJ3Tgtwmg os4cH6SfpKK1HSqEnBCXxxDxPm+ErpVa2f8C5UU29grhWlOKYpl5i/+tDU1JYj4fa7w9 mD7A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g3-v6si11110271pfa.104.2018.08.10.11.12.07; Fri, 10 Aug 2018 11:12:22 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731086AbeHJUlu (ORCPT + 99 others); Fri, 10 Aug 2018 16:41:50 -0400 Received: from hqemgate14.nvidia.com ([216.228.121.143]:19198 "EHLO hqemgate14.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727520AbeHJUlu (ORCPT ); Fri, 10 Aug 2018 16:41:50 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate14.nvidia.com (using TLS: TLSv1, AES128-SHA) id ; Fri, 10 Aug 2018 11:10:39 -0700 Received: from HQMAIL107.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Fri, 10 Aug 2018 11:10:54 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Fri, 10 Aug 2018 11:10:54 -0700 Received: from HQMAIL102.nvidia.com (172.18.146.10) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 10 Aug 2018 18:10:53 +0000 Received: from HQMAIL108.nvidia.com (172.18.146.13) by HQMAIL102.nvidia.com (172.18.146.10) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 10 Aug 2018 18:10:53 +0000 Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL108.nvidia.com (172.18.146.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend Transport; Fri, 10 Aug 2018 18:10:53 +0000 Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Fri, 10 Aug 2018 11:10:53 -0700 From: Aapo Vienamo To: Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , Ulf Hansson , Adrian Hunter , Mikko Perttunen , "Stefan Agner" CC: , , , , Aapo Vienamo Subject: [PATCH v2 40/40] arm64: dts: tegra210: Assign clocks for sdmmc1 and sdmmc4 Date: Fri, 10 Aug 2018 21:08:42 +0300 Message-ID: <1533924522-1037-41-git-send-email-avienamo@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1533924522-1037-1-git-send-email-avienamo@nvidia.com> References: <1533924522-1037-1-git-send-email-avienamo@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Use assigned-clock properties to configure pllc4 as the parent clock for sdmmc4 on Tegra210. pllc4 offers better jitter perfomance than the default pllp and is required by HS200 and HS400 modes. Signed-off-by: Aapo Vienamo --- arch/arm64/boot/dts/nvidia/tegra210.dtsi | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi index 0951acc..14da98a 100644 --- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi @@ -1057,6 +1057,11 @@ nvidia,pad-autocal-pull-down-offset-1v8 = <0x7b>; nvidia,default-tap = <0x2>; nvidia,default-trim = <0x4>; + assigned-clocks = <&tegra_car TEGRA210_CLK_SDMMC4>, + <&tegra_car TEGRA210_CLK_PLL_C4_OUT0>, + <&tegra_car TEGRA210_CLK_PLL_C4>; + assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_C4_OUT0>; + assigned-clock-rates = <200000000>, <1000000000>, <1000000000>; status = "disabled"; }; @@ -1107,6 +1112,9 @@ nvidia,pad-autocal-pull-down-offset-1v8 = <0x05>; nvidia,default-tap = <0x8>; nvidia,default-trim = <0x0>; + assigned-clocks = <&tegra_car TEGRA210_CLK_SDMMC4>, + <&tegra_car TEGRA210_CLK_PLL_C4_OUT0>; + assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_C4_OUT0>; status = "disabled"; }; -- 2.7.4