Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp288812imm;
        Fri, 10 Aug 2018 11:15:39 -0700 (PDT)
X-Google-Smtp-Source: AA+uWPymLCZbIlwtYiTUfMUWbcIIMzzBmS3uQznvkEmk3/fawUCyxCS9rvls3NhHFVlcUEnyy3Eu
X-Received: by 2002:a17:902:7d94:: with SMTP id a20-v6mr1176396plm.19.1533924939849;
        Fri, 10 Aug 2018 11:15:39 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1533924939; cv=none;
        d=google.com; s=arc-20160816;
        b=KawKPT1QGDgW06qY5duwiQnE9Es0C7faNETt2dZllgbMTRlam2l/b4YTAqbnLiXCf5
         MMJqlTJEvmDFu3So5bH3td+YBim/TMEy7Q3lWdq08g+I5kWXqPvC41xzAr/ezQPoLr3i
         tlJCkwnfgmxEMlk2hNEpfE4zBZeMVYKm5HjxfipL4TJE/OgZHUhIwLhbDCfZPLCnY7yP
         qHnMTjdTIqK/6nUyQr0g5XyNXWE9LiCZrV28/kSVw9dLrKnM/mSu6tSsINGi4M9I5Pct
         v+8LaCYm+P23ahbdpUILEoUHXds5uQ0YFXzK5ngU2mkdS7KHYWxlO3eUAbWbHW5mFvnc
         9H2A==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:arc-authentication-results;
        bh=pRDPnQPTBHLZYOMYptK54Yi8WT5DlJZByA6M0fqmFEM=;
        b=hNqph/i2aK+zP5QGz7/KtbA1aOCMPm5+c/NItD7WCl5KuKNIJWNpCTcODV4druK++z
         RK30WUdorU7yhd3Fphgif2P5YNIhMiAiMrZ8Kq6GcrP9H0iScNUyy6OwbN54ZsbDS7RH
         EPyXDFcIAFvuA2fXXxoc7+9oizosREdEm3+q3uCupD+9jheLoH9zkyHGxqVopIQ8Ejsm
         9mgadegN4L4zDjFSmowFd8FSUX2ZozxJY1IsB4iOWCl9EORdpdMw38ed9x5Rcdf9yZQx
         LR8hGogkbVO31/0M2/yMtDDY7ljkbuEJci+MH8ommOxw9YKVQQ4f/8Z99F3GBn1Nxyue
         SPHA==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id k4-v6si7726386pll.456.2018.08.10.11.15.25;
        Fri, 10 Aug 2018 11:15:39 -0700 (PDT)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1730659AbeHJUpX (ORCPT <rfc822;stevepeted@gmail.com>
        + 99 others); Fri, 10 Aug 2018 16:45:23 -0400
Received: from hqemgate15.nvidia.com ([216.228.121.64]:11882 "EHLO
        hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1728017AbeHJUpW (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Fri, 10 Aug 2018 16:45:22 -0400
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1, AES128-SHA)
        id <B5b6dd5f30000>; Fri, 10 Aug 2018 11:14:11 -0700
Received: from HQMAIL104.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Fri, 10 Aug 2018 11:14:26 -0700
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Fri, 10 Aug 2018 11:14:26 -0700
Received: from HQMAIL108.nvidia.com (172.18.146.13) by HQMAIL104.nvidia.com
 (172.18.146.11) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 10 Aug
 2018 18:14:25 +0000
Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL108.nvidia.com
 (172.18.146.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend
 Transport; Fri, 10 Aug 2018 18:14:25 +0000
Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5b6dd5fe0005>; Fri, 10 Aug 2018 11:14:25 -0700
From:   Aapo Vienamo <avienamo@nvidia.com>
To:     Ulf Hansson <ulf.hansson@linaro.org>,
        Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        Thierry Reding <thierry.reding@gmail.com>,
        Jonathan Hunter <jonathanh@nvidia.com>,
        Adrian Hunter <adrian.hunter@intel.com>,
        Mikko Perttunen <mperttunen@nvidia.com>
CC:     <linux-mmc@vger.kernel.org>, <devicetree@vger.kernel.org>,
        <linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
        Aapo Vienamo <avienamo@nvidia.com>
Subject: [PATCH v2 5/8] arm64: dts: tegra186: Add SDMMC4 DQS trim value
Date:   Fri, 10 Aug 2018 21:14:02 +0300
Message-ID: <1533924845-1466-6-git-send-email-avienamo@nvidia.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1533924845-1466-1-git-send-email-avienamo@nvidia.com>
References: <1533924845-1466-1-git-send-email-avienamo@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Add the HS400 DQS trim value for Tegra186 SDMMC4.

Signed-off-by: Aapo Vienamo <avienamo@nvidia.com>
---
 arch/arm64/boot/dts/nvidia/tegra186.dtsi | 1 +
 1 file changed, 1 insertion(+)

diff --git a/arch/arm64/boot/dts/nvidia/tegra186.dtsi b/arch/arm64/boot/dts/nvidia/tegra186.dtsi
index 6e9ef26..9e07bc6 100644
--- a/arch/arm64/boot/dts/nvidia/tegra186.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra186.dtsi
@@ -313,6 +313,7 @@
 		nvidia,pad-autocal-pull-down-offset-1v8-timeout = <0x0a>;
 		nvidia,default-tap = <0x5>;
 		nvidia,default-trim = <0x9>;
+		nvidia,dqs-trim = <63>;
 		status = "disabled";
 	};
 
-- 
2.7.4