Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp294929imm; Fri, 10 Aug 2018 11:22:22 -0700 (PDT) X-Google-Smtp-Source: AA+uWPypjXB0afe3w6Z74uY75lyhhMTAodB9pwIWjmSztraeexO2cInO7a3+zZSpzpzFM7clHauQ X-Received: by 2002:a62:13ca:: with SMTP id 71-v6mr8252102pft.34.1533925341938; Fri, 10 Aug 2018 11:22:21 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1533925341; cv=none; d=google.com; s=arc-20160816; b=FIcLgvSzD1mDAnA4nQjoZcqb3jxbLOFJBFbLsrSJtyvwfkTzMClRhmFoFw6yBEMgbz lxWSuqbgak7paikALaEv1B3Eb7Pt6R5lFfQ1oBX4lfzVcHo1lqX5hqzmx+L0q5Y+qL7i l74g+n0HkAnPWvwoXzwSE7M8M37BZPYAaJ26MVGp4NAcU0uDF2CMFdRm4i2qEvRP4T6B LEGKdBv/9wJ9MByQnTygJ9O10DDTZ0pF3sfvC7A0sZ1GxwKVaIyeeI5e0LqeKrgohw0x SSqZCYAbPaVuyjyoep8vLj4TbdTxbMS+exBuHzZdy2jiO1R1kKyxdI75ZCFZJrLR6FYc +xmw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=j4wxggS3TB1HNsDW24zUd98E9DiDkYzq83kuRpalmmE=; b=S4jNU1+OPS5K0TcLSmjFAE6xVHuWSuGHbbKu6KXK6gMO9g+xF/3y5kNsBhghqgGmW+ h4woDFI+GvzIVv4xVYBGFT0EHJkvCuPogdhMVxVHNKO0Ks61UADsxs9iar436ZykiOrt AEggdTiQ+LXhnd2PBzNlMwTjGrq+1mZziJqzvpi8qKNN+HZeKtr66eU7Ph9xu7vYEkex JI6RJdCZiIXsj6JvcnNs2oGskm/VD7jC4hoN5mLNnvLe2U3Lgf3AHGtcmsAWf/rWUFWV M87E6fONXqYsJ+k1AGntD0N9PfgzbQg7R1Ao3ZpiJ5k32plXLcz2ACtCWRK/6XjhqwR9 3hTQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i18-v6si9220616pgk.595.2018.08.10.11.22.07; Fri, 10 Aug 2018 11:22:21 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729199AbeHJUjv (ORCPT + 99 others); Fri, 10 Aug 2018 16:39:51 -0400 Received: from hqemgate14.nvidia.com ([216.228.121.143]:18994 "EHLO hqemgate14.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727462AbeHJUju (ORCPT ); Fri, 10 Aug 2018 16:39:50 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate14.nvidia.com (using TLS: TLSv1, AES128-SHA) id ; Fri, 10 Aug 2018 11:08:39 -0700 Received: from HQMAIL104.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Fri, 10 Aug 2018 11:08:55 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Fri, 10 Aug 2018 11:08:55 -0700 Received: from HQMAIL111.nvidia.com (172.20.187.18) by HQMAIL104.nvidia.com (172.18.146.11) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 10 Aug 2018 18:08:54 +0000 Received: from HQMAIL105.nvidia.com (172.20.187.12) by HQMAIL111.nvidia.com (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 10 Aug 2018 18:08:54 +0000 Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend Transport; Fri, 10 Aug 2018 18:08:54 +0000 Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Fri, 10 Aug 2018 11:08:53 -0700 From: Aapo Vienamo To: Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , Ulf Hansson , Adrian Hunter , Mikko Perttunen , "Stefan Agner" CC: , , , , Aapo Vienamo Subject: [PATCH v2 02/40] dt-bindings: mmc: tegra: Add pad voltage control properties Date: Fri, 10 Aug 2018 21:08:04 +0300 Message-ID: <1533924522-1037-3-git-send-email-avienamo@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1533924522-1037-1-git-send-email-avienamo@nvidia.com> References: <1533924522-1037-1-git-send-email-avienamo@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Document the pinctrl bindings used by the SDHCI driver to reconfigure pad voltages on controllers supporting multiple voltage levels. Signed-off-by: Aapo Vienamo Reviewed-by: Mikko Perttunen Reviewed-by: Rob Herring --- .../bindings/mmc/nvidia,tegra20-sdhci.txt | 22 ++++++++++++++++++++++ 1 file changed, 22 insertions(+) diff --git a/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt b/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt index 9bce578..90c214d 100644 --- a/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt +++ b/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt @@ -38,3 +38,25 @@ sdhci@c8000200 { power-gpios = <&gpio 155 0>; /* gpio PT3 */ bus-width = <8>; }; + +Optional properties for Tegra210 and Tegra186: +- pinctrl-names, pinctrl-0, pinctrl-1 : Specify pad voltage + configurations. Valid pinctrl-names are "sdmmc-3v3" and "sdmmc-1v8" + for controllers supporting multiple voltage levels. The order of names + should correspond to the pin configuration states in pinctrl-0 and + pinctrl-1. + +Example: +sdhci@700b0000 { + compatible = "nvidia,tegra210-sdhci", "nvidia,tegra124-sdhci"; + reg = <0x0 0x700b0000 0x0 0x200>; + interrupts = ; + clocks = <&tegra_car TEGRA210_CLK_SDMMC1>; + clock-names = "sdhci"; + resets = <&tegra_car 14>; + reset-names = "sdhci"; + pinctrl-names = "sdmmc-3v3", "sdmmc-1v8"; + pinctrl-0 = <&sdmmc1_3v3>; + pinctrl-1 = <&sdmmc1_1v8>; + status = "disabled"; +}; -- 2.7.4