Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp294968imm; Fri, 10 Aug 2018 11:22:24 -0700 (PDT) X-Google-Smtp-Source: AA+uWPwJVfjkhLuW7t6LYmNZ7s7KBkebcAuwAyaR4QwR2QFHXn3+VnT7Wrg4LosRFfuztGiP1qZb X-Received: by 2002:a62:1647:: with SMTP id 68-v6mr8085324pfw.6.1533925344805; Fri, 10 Aug 2018 11:22:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1533925344; cv=none; d=google.com; s=arc-20160816; b=teM45TCQopE1dg1pQO5V4XSF8zxPb8gSo0n6fZgrf/MQ2Aa2VbEYCnCB7s7q0E9qI4 CdUqVMIwcWAxtLFBocrloauMoN6X/gPTCMnqIVELeODpEyggnJKtQXkVPaKFjoSSh5C6 0XmvXpJ2OIwSVjwoXC9j0juAyMT+DSitXwsBjCFD9gmKx3qf3dVfmdXBHzigtvE4L67p +h2ISogBU0Diz1yqdc0PB5ZhSc0LhdZnim9j/g5AkIFp7HUZUGvEU0qOiMPLbDdWxpoi /aXWUVpujuLHuw7oRVryzZDO6ecgUXIZ0K6sr+wowYoEqvr96V+xKqyytAwqi8P7LnML 45tw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=cwpbp59Ln2jPKGDtXIDBxSnHU3YA9woBvq1zvuELZeg=; b=RHKj33+7C1QCW7UH+d2PvwO3cC3WNcAHTEcYews93k9njNx4gmW8r5SLQvvmcKepL3 6y3B3No8Nw6d5n9wnNJK5AHzSK6HdIiJmdhNmth9BjqZUDTdzquMtM2cZl/3KW2uM2sB kfdIXQoSKN6geDwjy/s6gUlKnDiGQgCrdbZd0Xb5T9FDKUsP9RH0QTxu1kr9qj0bKIQx NnQxyaQwb9jkldx1q7rhP1kzLneT0anGliuxs0axF7//rruZMYRqTzz9AG9HEeYq3zr6 OwDSTAsgbTcfavaAU3mpZTwyzZYUa49QVY0UjvWHgIi0AOITQ8SV0itZK6f8BCVqsWtE odjw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e14-v6si7195544pff.332.2018.08.10.11.22.10; Fri, 10 Aug 2018 11:22:24 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729696AbeHJUkD (ORCPT + 99 others); Fri, 10 Aug 2018 16:40:03 -0400 Received: from hqemgate14.nvidia.com ([216.228.121.143]:19021 "EHLO hqemgate14.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728185AbeHJUkC (ORCPT ); Fri, 10 Aug 2018 16:40:02 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate14.nvidia.com (using TLS: TLSv1, AES128-SHA) id ; Fri, 10 Aug 2018 11:08:52 -0700 Received: from HQMAIL108.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Fri, 10 Aug 2018 11:09:07 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Fri, 10 Aug 2018 11:09:07 -0700 Received: from HQMAIL108.nvidia.com (172.18.146.13) by HQMAIL108.nvidia.com (172.18.146.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 10 Aug 2018 18:09:06 +0000 Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL108.nvidia.com (172.18.146.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend Transport; Fri, 10 Aug 2018 18:09:06 +0000 Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Fri, 10 Aug 2018 11:09:06 -0700 From: Aapo Vienamo To: Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , Ulf Hansson , Adrian Hunter , Mikko Perttunen , Stefan Agner CC: , , , , Aapo Vienamo Subject: [PATCH v2 06/40] soc/tegra: pmc: Factor out DPD register bit calculation Date: Fri, 10 Aug 2018 21:08:08 +0300 Message-ID: <1533924522-1037-7-git-send-email-avienamo@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1533924522-1037-1-git-send-email-avienamo@nvidia.com> References: <1533924522-1037-1-git-send-email-avienamo@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Factor out the the code to calculate the correct DPD register and bit number for a given pad. This logic will be needed to query the status register. Signed-off-by: Aapo Vienamo Acked-by: Jon Hunter --- drivers/soc/tegra/pmc.c | 20 +++++++++++++++++--- 1 file changed, 17 insertions(+), 3 deletions(-) diff --git a/drivers/soc/tegra/pmc.c b/drivers/soc/tegra/pmc.c index d3ce6d1..f88bcb6 100644 --- a/drivers/soc/tegra/pmc.c +++ b/drivers/soc/tegra/pmc.c @@ -922,11 +922,12 @@ tegra_io_pad_find(struct tegra_pmc *pmc, enum tegra_io_pad id) return NULL; } -static int tegra_io_pad_prepare(enum tegra_io_pad id, unsigned long *request, - unsigned long *status, u32 *mask) +static int tegra_io_pad_get_dpd_register_bit(enum tegra_io_pad id, + unsigned long *request, + unsigned long *status, + u32 *mask) { const struct tegra_io_pad_soc *pad; - unsigned long rate, value; pad = tegra_io_pad_find(pmc, id); if (!pad) { @@ -947,6 +948,19 @@ static int tegra_io_pad_prepare(enum tegra_io_pad id, unsigned long *request, *request = pmc->soc->regs->dpd2_req; } + return 0; +} + +static int tegra_io_pad_prepare(enum tegra_io_pad id, unsigned long *request, + unsigned long *status, u32 *mask) +{ + unsigned long rate, value; + int err; + + err = tegra_io_pad_get_dpd_register_bit(id, request, status, mask); + if (err) + return err; + if (pmc->clk) { rate = clk_get_rate(pmc->clk); if (!rate) { -- 2.7.4