Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp295685imm; Fri, 10 Aug 2018 11:23:10 -0700 (PDT) X-Google-Smtp-Source: AA+uWPzq6DXc1/fSr1f5oMdTUJxIWFY1YNWioCagDShYJF83dZXC8nMKfFLvZGti2EoKGwOEmgV6 X-Received: by 2002:a63:e718:: with SMTP id b24-v6mr7558385pgi.224.1533925390625; Fri, 10 Aug 2018 11:23:10 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1533925390; cv=none; d=google.com; s=arc-20160816; b=ogs+sYkhCi8/HOOUoQyQilpBpPWAel5Nlx5yi/RYGaoRTYd8gudguB00NhQhcYZa9H PfQEw4Bo8dsO4rTJx5jSDRUCZ7LTyf51+ZiFK8WJ4MjxT/vAdP95FVTq4nAMNqIRQDfn rrlyNukrup45zuc8NusuxB6v7wBycsrD56+01dXNi5bs2JibGkSnYFVFoEL0lXF5Uw0I w5aEXy0HcVKLdwZNOTKpci5xdQ5KLyRb5qELLrjGj3pC9DlJ3izwdwBnGX0FngLjPGR8 rz2qPfkUhqPVMFCK1lpd+ABa5RLvZSwhCIwXOWD+YykmVgqmlDxeoMQbYzSFnbAi2Sxs 4JVA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=ZDjfyALN8ZWKkfP2mnCQP6CEWaVBp9LPmcKBiaZeUe0=; b=QjFHlxOuYENSfwPTALxewfaGBrdc64GhDQSKYcRJPrCERTkVZUN/a3txuxS6tsMNNn kYtHHi456VM4uijYyJhq1gBCCPI24ul2JV4qfUk6vtDWQQgl57rczYe+2/xs1bluu//o 7g9axVxH5WFqzHg/PuabQmQeYf6ucIAR6yhe6J4dQxMy1MqIAmiSvR6orMKsvk4FPAdV mRkzO/s2eEEw8Sfr47y0MufX4HqY3LtH19SZsZTLc9SI12zvlybnVuwQXRS98kD0qGBJ 4zfjBPW3inufJ+IT9+mpBqlIGpnw/2L7W1Zm0pEfovzDWklPrKsh84nYpFEmDVCukmZA 6Rig== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f21-v6si9156821plj.180.2018.08.10.11.22.55; Fri, 10 Aug 2018 11:23:10 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730063AbeHJUke (ORCPT + 99 others); Fri, 10 Aug 2018 16:40:34 -0400 Received: from hqemgate15.nvidia.com ([216.228.121.64]:11356 "EHLO hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729666AbeHJUkd (ORCPT ); Fri, 10 Aug 2018 16:40:33 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1, AES128-SHA) id ; Fri, 10 Aug 2018 11:09:23 -0700 Received: from HQMAIL107.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Fri, 10 Aug 2018 11:09:38 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Fri, 10 Aug 2018 11:09:38 -0700 Received: from HQMAIL110.nvidia.com (172.18.146.15) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 10 Aug 2018 18:09:38 +0000 Received: from HQMAIL102.nvidia.com (172.18.146.10) by hqmail110.nvidia.com (172.18.146.15) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 10 Aug 2018 18:09:37 +0000 Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL102.nvidia.com (172.18.146.10) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend Transport; Fri, 10 Aug 2018 18:09:37 +0000 Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Fri, 10 Aug 2018 11:09:37 -0700 From: Aapo Vienamo To: Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , Ulf Hansson , Adrian Hunter , Mikko Perttunen , "Stefan Agner" CC: , , , , Aapo Vienamo Subject: [PATCH v2 16/40] mmc: tegra: Disable card clock during pad calibration Date: Fri, 10 Aug 2018 21:08:18 +0300 Message-ID: <1533924522-1037-17-git-send-email-avienamo@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1533924522-1037-1-git-send-email-avienamo@nvidia.com> References: <1533924522-1037-1-git-send-email-avienamo@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Disable the card clock during automatic pad drive strength calibration and re-enable it afterwards. Signed-off-by: Aapo Vienamo --- drivers/mmc/host/sdhci-tegra.c | 26 ++++++++++++++++++++++++++ 1 file changed, 26 insertions(+) diff --git a/drivers/mmc/host/sdhci-tegra.c b/drivers/mmc/host/sdhci-tegra.c index a00e366..f1eda0c 100644 --- a/drivers/mmc/host/sdhci-tegra.c +++ b/drivers/mmc/host/sdhci-tegra.c @@ -260,11 +260,35 @@ static void tegra_sdhci_configure_cal_pad(struct sdhci_host *host, bool enable) usleep_range(1, 2); } +static bool tegra_sdhci_configure_card_clk(struct sdhci_host *host, bool enable) +{ + bool status; + u32 reg; + + reg = sdhci_readw(host, SDHCI_CLOCK_CONTROL); + status = !!(reg & SDHCI_CLOCK_CARD_EN); + + if (status == enable) + return status; + + if (enable) + reg |= SDHCI_CLOCK_CARD_EN; + else + reg &= ~SDHCI_CLOCK_CARD_EN; + + sdhci_writew(host, reg, SDHCI_CLOCK_CONTROL); + + return status; +} + static void tegra_sdhci_pad_autocalib(struct sdhci_host *host) { + bool card_clk_enabled; u32 reg; int ret; + card_clk_enabled = tegra_sdhci_configure_card_clk(host, false); + tegra_sdhci_configure_cal_pad(host, true); reg = sdhci_readl(host, SDHCI_TEGRA_AUTO_CAL_CONFIG); @@ -279,6 +303,8 @@ static void tegra_sdhci_pad_autocalib(struct sdhci_host *host) tegra_sdhci_configure_cal_pad(host, false); + tegra_sdhci_configure_card_clk(host, card_clk_enabled); + if (ret) dev_err(mmc_dev(host->mmc), "Pad autocal timed out\n"); } -- 2.7.4