Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp295862imm; Fri, 10 Aug 2018 11:23:20 -0700 (PDT) X-Google-Smtp-Source: AA+uWPygShQWTf7CIzwa4eWd/Ohj+oeFX6WaPB19/wZGFJRI9P6OfFCBZMvYhEkBWWdZw2VJW1Ox X-Received: by 2002:a17:902:7e06:: with SMTP id b6-v6mr7092641plm.230.1533925400613; Fri, 10 Aug 2018 11:23:20 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1533925400; cv=none; d=google.com; s=arc-20160816; b=WHaWQqfv0EUgwR39ipyRWzdX/K9i3eB43Dtj6b1cf70p623oxfPLz4bwh52PlrdUTH YTXKjd1skTXBM+eJtcE9JzPIYT2Xc31y7H10cpprf6GXejCVJRmk4DvTKYPI3/991SGa EHUKJSX2pPW74iKYtuTkINC/ST48S9l8vldXEwxaFovl7rYFCfizIqEV9b19ZrBnyyuE YM9WyTRukYX6c6Fa8FJtCATT2yExAC1ZSpSh2g6j+D7v1rMSYPBu+Sv184sY1wd7vzDQ ovGUkFnU2vT9KqjAPZamRF08k55lS6WgY2y6xHX6qEt1Voj8J0LJZC2QzWy8OcHRFD4c Zmmg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=3IfRhnAQ+u0GV7t4s0m1nTjYycnxvA3FDba5iJN0Q+o=; b=vLaEeJ6DJVmsl4eU+NK6ncVgl4prPefS/Ci4GG1uuuiD24mf1PgR5Et6zdZ3/vCMwU AGq+3kD7amNaYw95y9hRSy+ogARJ3ll3FoVv0mazlZXlsoWP4OS87x0DnpiS13uNLc1o MooKQGStXTya3RyM4XsWpIip8N+R38UtAZIZaaCD3lbEfPUKqvhDvDZzG7gIwUAmLfHX w2qGvbgLVhRKgXIiNGYJLi+2YW8k8+zJkdQU5AnMKvJtM4729SIvggAoyGNhHv3W9LlS cLrF1Blw/QILKYCdkLvdi6XgOX9ApV5BFDrDOrTQs9A1jVHEOnTjxlkJG6PPeyrDS4t9 3dFw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t137-v6si10668270pgb.528.2018.08.10.11.23.06; Fri, 10 Aug 2018 11:23:20 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730361AbeHJUlA (ORCPT + 99 others); Fri, 10 Aug 2018 16:41:00 -0400 Received: from hqemgate16.nvidia.com ([216.228.121.65]:3618 "EHLO hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728001AbeHJUk7 (ORCPT ); Fri, 10 Aug 2018 16:40:59 -0400 Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1, AES128-SHA) id ; Fri, 10 Aug 2018 11:10:00 -0700 Received: from HQMAIL101.nvidia.com ([172.20.161.6]) by hqpgpgate102.nvidia.com (PGP Universal service); Fri, 10 Aug 2018 11:09:57 -0700 X-PGP-Universal: processed; by hqpgpgate102.nvidia.com on Fri, 10 Aug 2018 11:09:57 -0700 Received: from HQMAIL104.nvidia.com (172.18.146.11) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 10 Aug 2018 18:10:02 +0000 Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL104.nvidia.com (172.18.146.11) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend Transport; Fri, 10 Aug 2018 18:10:02 +0000 Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Fri, 10 Aug 2018 11:10:02 -0700 From: Aapo Vienamo To: Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , Ulf Hansson , Adrian Hunter , Mikko Perttunen , Stefan Agner CC: , , , , Aapo Vienamo Subject: [PATCH v2 24/40] mmc: tegra: Use standard SDHCI tuning on Tegra210 and Tegra186 Date: Fri, 10 Aug 2018 21:08:26 +0300 Message-ID: <1533924522-1037-25-git-send-email-avienamo@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1533924522-1037-1-git-send-email-avienamo@nvidia.com> References: <1533924522-1037-1-git-send-email-avienamo@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add a new sdhci_ops struct for Tegra210 and Tegra186 which doesn't set the custom tuning callback used on previous SoC generations. Signed-off-by: Aapo Vienamo --- drivers/mmc/host/sdhci-tegra.c | 17 +++++++++++++++-- 1 file changed, 15 insertions(+), 2 deletions(-) diff --git a/drivers/mmc/host/sdhci-tegra.c b/drivers/mmc/host/sdhci-tegra.c index 7f1b0b4..bac2034 100644 --- a/drivers/mmc/host/sdhci-tegra.c +++ b/drivers/mmc/host/sdhci-tegra.c @@ -816,6 +816,19 @@ static const struct sdhci_tegra_soc_data soc_data_tegra124 = { .pdata = &sdhci_tegra124_pdata, }; +static const struct sdhci_ops tegra210_sdhci_ops = { + .get_ro = tegra_sdhci_get_ro, + .read_w = tegra_sdhci_readw, + .write_w = tegra_sdhci_writew, + .write_l = tegra_sdhci_writel, + .set_clock = tegra_sdhci_set_clock, + .set_bus_width = sdhci_set_bus_width, + .reset = tegra_sdhci_reset, + .set_uhs_signaling = tegra_sdhci_set_uhs_signaling, + .voltage_switch = tegra_sdhci_voltage_switch, + .get_max_clock = tegra_sdhci_get_max_clock, +}; + static const struct sdhci_pltfm_data sdhci_tegra210_pdata = { .quirks = SDHCI_QUIRK_BROKEN_TIMEOUT_VAL | SDHCI_QUIRK_DATA_TIMEOUT_USES_SDCLK | @@ -824,7 +837,7 @@ static const struct sdhci_pltfm_data sdhci_tegra210_pdata = { SDHCI_QUIRK_BROKEN_ADMA_ZEROLEN_DESC | SDHCI_QUIRK_CAP_CLOCK_BASE_BROKEN, .quirks2 = SDHCI_QUIRK2_PRESET_VALUE_BROKEN, - .ops = &tegra114_sdhci_ops, + .ops = &tegra210_sdhci_ops, }; static const struct sdhci_tegra_soc_data soc_data_tegra210 = { @@ -850,7 +863,7 @@ static const struct sdhci_pltfm_data sdhci_tegra186_pdata = { * But it is not supported as of now. */ SDHCI_QUIRK2_BROKEN_64_BIT_DMA, - .ops = &tegra114_sdhci_ops, + .ops = &tegra210_sdhci_ops, }; static const struct sdhci_tegra_soc_data soc_data_tegra186 = { -- 2.7.4