Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp295949imm; Fri, 10 Aug 2018 11:23:25 -0700 (PDT) X-Google-Smtp-Source: AA+uWPzaotKOWzpEsOXuxBBK5y5vwa9fRE1jVzd1cz9KXY3adRJa8tJmHEHuOEH+QAIfkv1/X10N X-Received: by 2002:a63:7412:: with SMTP id p18-v6mr3111816pgc.395.1533925405393; Fri, 10 Aug 2018 11:23:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1533925405; cv=none; d=google.com; s=arc-20160816; b=dX2QPFygmqqHCKRm1oKJ0AwYm6AzSFgxLZt2HUdDwaDYVNKUDZcFGgvNhGRjKUd3ml 39/ggWoGePL/skCE8M9pcKbtQOU8zCmRKliCuj/oaBLTSYS08xwMcNj6eF3S2l09LNMM CU7q+pnRemwDQ9FoLemdJbRiIWLrJpj5dwOV6MOxPXK5mh48ELbByI3KID4P7sXgWHXY XnzNZM+5c84zvGqqXrKr9KzAkcElpc+kDHpWbACueOsX8zsCz/9z+eHy7H6Tx7M8SqYE epJpROszN6nAw7hxuYrUoX6pKJjH5k20KKsRSu+EZEqigsKLjZ72JCDCvDEjYqP/y8ga bxiA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=ezDWPkc1gUNqdeaD8xkCadMlm06HI4h0n1IbbwFmJx8=; b=n6seJ/Gx1TjO7j2/65pPVl7QOHwYxWHSJHtdQfHSVidf4XO0RNOweZExX/2SPtVgfV 6juZr9Ra+vgI8ZLX4tjSLFG8sSnRlo7JRmngt73SMDKMxqm8+1TfTSKAE5uaxk9dRXT3 EA8d5gSAon0nPs7cwQXbEYUIPIoLlU1yQo3gG8MCEH8uckDcDzSVNRZBNNC3oBy/OsRp sHcBG7oZWAv4lr099VT3Kec4tA5gQiVH2/k58XOqt6r0su69zXabFdAINmfXdKPoq9E+ 0HJunhPxsAl+tX9JOWeAy+Ijku2LAshr45x565dSm9LxmglIYSgq8Z/eZWHUkFAZrUQJ ig9w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 6-v6si9247066plf.316.2018.08.10.11.23.10; Fri, 10 Aug 2018 11:23:25 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730451AbeHJUlG (ORCPT + 99 others); Fri, 10 Aug 2018 16:41:06 -0400 Received: from hqemgate15.nvidia.com ([216.228.121.64]:11413 "EHLO hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728001AbeHJUlF (ORCPT ); Fri, 10 Aug 2018 16:41:05 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1, AES128-SHA) id ; Fri, 10 Aug 2018 11:09:54 -0700 Received: from HQMAIL103.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Fri, 10 Aug 2018 11:10:09 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Fri, 10 Aug 2018 11:10:09 -0700 Received: from HQMAIL109.nvidia.com (172.20.187.15) by HQMAIL103.nvidia.com (172.20.187.11) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 10 Aug 2018 18:10:09 +0000 Received: from HQMAIL108.nvidia.com (172.18.146.13) by HQMAIL109.nvidia.com (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 10 Aug 2018 18:10:08 +0000 Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL108.nvidia.com (172.18.146.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend Transport; Fri, 10 Aug 2018 18:10:08 +0000 Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Fri, 10 Aug 2018 11:10:08 -0700 From: Aapo Vienamo To: Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , Ulf Hansson , Adrian Hunter , Mikko Perttunen , "Stefan Agner" CC: , , , , Aapo Vienamo Subject: [PATCH v2 26/40] mmc: tegra: Enable workaround for tuning transfer mode bug Date: Fri, 10 Aug 2018 21:08:28 +0300 Message-ID: <1533924522-1037-27-git-send-email-avienamo@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1533924522-1037-1-git-send-email-avienamo@nvidia.com> References: <1533924522-1037-1-git-send-email-avienamo@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Set SDHCI_QUIRK2_TUNE_SKIP_XFERMODE_REG_PROG on Tegra210 and Tegra186. This prevents the controller from hanging during tuning. This bug does not seem to be documented but it's handled in a similar way in the downstream kernel. Signed-off-by: Aapo Vienamo --- drivers/mmc/host/sdhci-tegra.c | 6 ++++-- 1 file changed, 4 insertions(+), 2 deletions(-) diff --git a/drivers/mmc/host/sdhci-tegra.c b/drivers/mmc/host/sdhci-tegra.c index bac2034..3a53593 100644 --- a/drivers/mmc/host/sdhci-tegra.c +++ b/drivers/mmc/host/sdhci-tegra.c @@ -836,7 +836,8 @@ static const struct sdhci_pltfm_data sdhci_tegra210_pdata = { SDHCI_QUIRK_NO_HISPD_BIT | SDHCI_QUIRK_BROKEN_ADMA_ZEROLEN_DESC | SDHCI_QUIRK_CAP_CLOCK_BASE_BROKEN, - .quirks2 = SDHCI_QUIRK2_PRESET_VALUE_BROKEN, + .quirks2 = SDHCI_QUIRK2_PRESET_VALUE_BROKEN | + SDHCI_QUIRK2_TUNE_SKIP_XFERMODE_REG_PROG, .ops = &tegra210_sdhci_ops, }; @@ -862,7 +863,8 @@ static const struct sdhci_pltfm_data sdhci_tegra186_pdata = { * to 32-bit dma mask. Ideally 40-bit dma mask would work, * But it is not supported as of now. */ - SDHCI_QUIRK2_BROKEN_64_BIT_DMA, + SDHCI_QUIRK2_BROKEN_64_BIT_DMA | + SDHCI_QUIRK2_TUNE_SKIP_XFERMODE_REG_PROG, .ops = &tegra210_sdhci_ops, }; -- 2.7.4