Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp494737imm; Fri, 10 Aug 2018 15:31:40 -0700 (PDT) X-Google-Smtp-Source: AA+uWPzAi8M9mv/6k1vfRGJX4coWJ7ZROGYB+m+qRTQiqzJhP0iZde50VEN6bDGsw3eieDu7x9+E X-Received: by 2002:a17:902:654b:: with SMTP id d11-v6mr7650011pln.8.1533940300130; Fri, 10 Aug 2018 15:31:40 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1533940300; cv=none; d=google.com; s=arc-20160816; b=sSTVdiaKrOnN9AaGqA9m19A7Sv/r5RM1Y7QWtm4UhSEMNkpwhjnOG1j7l/Yaw3fDhU KM96gN3NQY2DHjzYwL6OcQn4Nwn39BrFtQhJwv9glmT6Vq9PJjDKtO6vIX2s5MjI56MV yQjynp0WAlYclz7RQLfRPmVRxeGi7uBB32xCId/SiLWxUP80EgycrCA+fiCnIZqnw3Q5 XrfbbUsT/MwXc2zcUh2xSlfL3OM0qa2wYPgJ4EoLpzqny7mZm2+MTZKTHgL/Aie6xWnm XkupDJBqYQjI8nMVGmbuXXqII4j4ER2Ez7b7NCrZto7HlAtzZEhl1hfEetNIryw72qM5 91ww== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :references:in-reply-to:mime-version:dkim-signature :arc-authentication-results; bh=QC01R1ba0LEhnfvwAhC+XZJpVzD5SmFFIb2mvMqLbEA=; b=a7NeJtwUqUrEOnkLquFOUf5hUu86aCA3j/6H9WjIXvltabRthkiHmLtTFfFDtQ9gzA s1Y09RrcMLDdq7YwwbDw08g45Lj0+8F6vsjQfISc6YNi8IHrJH6N/zFjHWZk6zvF0ucu fCLmuuqQkMYK6ibEpoGiCvdYSOovXIuHTBoqKXh4fNJ+PNDrC8/RjURFf03ldht7HIeG lA/3tOcoU6VdXBNhhjP4pgCh/zVkS4KRK7khsPAKj0MBzXvnijmbkTY4gt+h88P/rnwG Zjzm7F2ntBB7rexTCn9lLV4iiwug+YGYYs6qVmsoWKlSJbIAXmnlto+iIB12OXUgPwWF UlgQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=m7t6yUoL; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=chromium.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 3-v6si8625481plv.314.2018.08.10.15.31.25; Fri, 10 Aug 2018 15:31:40 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=m7t6yUoL; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=chromium.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727263AbeHKBCF (ORCPT + 99 others); Fri, 10 Aug 2018 21:02:05 -0400 Received: from mail-ua1-f65.google.com ([209.85.222.65]:34096 "EHLO mail-ua1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726998AbeHKBCF (ORCPT ); Fri, 10 Aug 2018 21:02:05 -0400 Received: by mail-ua1-f65.google.com with SMTP id r15-v6so3529964uao.1 for ; Fri, 10 Aug 2018 15:30:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; h=mime-version:in-reply-to:references:from:date:message-id:subject:to :cc; bh=QC01R1ba0LEhnfvwAhC+XZJpVzD5SmFFIb2mvMqLbEA=; b=m7t6yUoL7irq6K+n8Z91uHaxYs5FX+hPrZPhpuseZ7oAlsId9KI/8cDYtaIItiDVo5 qs9QXuOdVU2IAkl50rsb8ZkBmaAoDfiyyIH7NetvDO/07qjpvZDlQbidzXAs5USb67D9 6wm2eY7nHGHXkFksOGsaCp4iLt1ekic0M+Eok= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:in-reply-to:references:from:date :message-id:subject:to:cc; bh=QC01R1ba0LEhnfvwAhC+XZJpVzD5SmFFIb2mvMqLbEA=; b=OPBr8G+fG9ZfYTNf+gaL2mzeQsFw+VcDcDkNUc/HtK+7PyKEHxm9mIsYGO+cwm6Mxz WP+izJf10HDJbLy7kfjAaGWbrP/W1IyDORFU2sck3BaRRMM1T9o0qWhVJN+yLQaIvMgg HIqx7lyAPKgW7x9+I7TDcSOd6fv9oLWCZTV/K/WQDymFZHwRQR0Vo+9Skmohi04EeiQU +sAfrvrziMxWgPzhhyOsT5tzChRrVWo/jA/VhB+l5PUEQU74ULNJIQRTGkJQS5LnwHEk HFLNvt63/aOcIoZXFs0kV8uvLCzyZL8YMUkWQQFOUDEVT4lqGiFufXAvhGuWRxS5ltIR RjUA== X-Gm-Message-State: AOUpUlE0nZQqi7LrmZ61twSuFuiktm5q1wLux96RZVKWSxxFRuXq+aFE CQDF0IDoMapc4RwpdyVP0fn7kyZB1yY= X-Received: by 2002:a1f:a6cf:: with SMTP id p198-v6mr5226597vke.148.1533940215293; Fri, 10 Aug 2018 15:30:15 -0700 (PDT) Received: from mail-ua1-f49.google.com (mail-ua1-f49.google.com. [209.85.222.49]) by smtp.gmail.com with ESMTPSA id r138-v6sm3195706vke.35.2018.08.10.15.30.14 for (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 10 Aug 2018 15:30:14 -0700 (PDT) Received: by mail-ua1-f49.google.com with SMTP id f4-v6so3544470uao.10 for ; Fri, 10 Aug 2018 15:30:14 -0700 (PDT) X-Received: by 2002:a1f:3653:: with SMTP id d80-v6mr5278470vka.79.1533940213587; Fri, 10 Aug 2018 15:30:13 -0700 (PDT) MIME-Version: 1.0 Received: by 2002:a1f:cd5:0:0:0:0:0 with HTTP; Fri, 10 Aug 2018 15:30:12 -0700 (PDT) In-Reply-To: References: <20180719175356.14753-1-vivek.gautam@codeaurora.org> <20180719175356.14753-2-vivek.gautam@codeaurora.org> From: Doug Anderson Date: Fri, 10 Aug 2018 15:30:12 -0700 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH 1/3] dts: arm64/sdm845: Add node for arm,mmu-500 To: Vivek Gautam Cc: Joerg Roedel , Rob Herring , Robin Murphy , Will Deacon , Andy Gross , Mark Rutland , iommu@lists.linux-foundation.org, devicetree@vger.kernel.org, LKML , Tomasz Figa , sricharan@codeaurora.org, linux-arm-msm , David Brown , "open list:ARM/QUALCOMM SUPPORT" , Linux ARM Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, On Fri, Aug 10, 2018 at 3:18 PM, Doug Anderson wrote: > Hi, > > On Thu, Jul 19, 2018 at 10:53 AM, Vivek Gautam > wrote: >> Add device node for arm,mmu-500 available on sdm845. >> This MMU-500 with single TCU and multiple TBU architecture >> is shared among all the peripherals except gpu on sdm845. >> >> Signed-off-by: Vivek Gautam >> --- >> arch/arm64/boot/dts/qcom/sdm845-mtp.dts | 4 ++ >> arch/arm64/boot/dts/qcom/sdm845.dtsi | 73 +++++++++++++++++++++++++++++++++ >> 2 files changed, 77 insertions(+) >> >> diff --git a/arch/arm64/boot/dts/qcom/sdm845-mtp.dts b/arch/arm64/boot/dts/qcom/sdm845-mtp.dts >> index 6d651f314193..13b50dff440f 100644 >> --- a/arch/arm64/boot/dts/qcom/sdm845-mtp.dts >> +++ b/arch/arm64/boot/dts/qcom/sdm845-mtp.dts >> @@ -58,3 +58,7 @@ >> bias-pull-up; >> }; >> }; >> + >> +&apps_smmu { >> + status = "okay"; >> +}; > > When you spin this patch please put the above in the correct place. > Since "a" sorts alphabetically before "i" then this should be just > before the line: > > &i2c10 { Sorry--one more thing I thought of after I sent this out... Possibly you can drop this part of the patch completely and get rid of the 'status = "disabled";' in sdm845.dtsi. As I understand it you really only want to mark things as disabled in the SoC dtsi file if some boards might use this device and other boards wouldn't. For instance not all boards will have the SD card controller hooked up / enabled so having that set to "disabled" in the SoC device tree file makes sense. ...but it's not a board-level question about whether the SMMU is present--it's always there. You don't gain anything by forcing all boards to set status to "okay". -Doug