Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp2694597imm; Sun, 12 Aug 2018 21:35:22 -0700 (PDT) X-Google-Smtp-Source: AA+uWPzoQ69SNeTHsqW58Z4t9LA+X3VyI/dXjUhg5xlYydQicDgnn+Nz51LJOhn3TB6VUPVYq5kI X-Received: by 2002:a63:1a49:: with SMTP id a9-v6mr15928403pgm.423.1534134922254; Sun, 12 Aug 2018 21:35:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1534134922; cv=none; d=google.com; s=arc-20160816; b=HC/XNL3ZPgr/FabCYQXajnoY5IPsqDZ5hPXeWUxDWWQjmioPoigWbwX/Dc7AX02bFo zcgUd0yqoKqygbMGGM46U/4JWKQSZotAKajOJmR7kV5icwIVVIfOLdJcV7fyJRGuvksF YwqKwwaXeuCOF7dzmpBGDtRYirswEHYHjZIi0bXQZ2n3HyXKUDMm4VzepIlQ5c5XyKUd dWJxvL/REZ67jp7750i7Lgc4Y6TSbay2tH3Q2iuSoyCzAI3GE8L+eMDn+cMe1sf/QVna uKiP09QUf/YpXPuBPPCEASFhfMnB7N3+OqhKS88NWtGKVS4Ki+pGFG7Txwrs4LvNJXp9 1tlQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature:arc-authentication-results; bh=AiO51thYNoySjVYDafJZKfYnJh/XWu/jwqbq/Go0ZCs=; b=mA8TuXTGuk1dgVPQISV3m/YfokUX+1dgSdhi+lRrV/ZSu6hO0OF3069ByTtRF5bUF1 vb1MenCNwNJ64oidjmWC5ltnmBm6BfuNn8tXIp7OPdrZSYFQ8QM0LDRo972e+ZE6is+A 7PEoId2VJrf0mx3BSm1mZtRyf/ql6bizCSGNsskkpF0gBH4g+AuMzorCfVRfnFYwy0Is K1jcrgjWa1jrhRz3AKnUFEozaI4FeB2mIfJYSCcxN6ckhS4bdub5yzOLcZzcVC9TOW1H Hj1c8vKdYc6vJWg7dj82qpM38PygxJCwUlU2oMgljMo4CL44mCOakzsmjr3bsC5yBm0a L2ug== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=C0ztYqKp; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id n85-v6si18215645pfj.251.2018.08.12.21.35.06; Sun, 12 Aug 2018 21:35:22 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=C0ztYqKp; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728196AbeHMHOr (ORCPT + 99 others); Mon, 13 Aug 2018 03:14:47 -0400 Received: from mail-pl0-f67.google.com ([209.85.160.67]:44748 "EHLO mail-pl0-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726447AbeHMHOr (ORCPT ); Mon, 13 Aug 2018 03:14:47 -0400 Received: by mail-pl0-f67.google.com with SMTP id ba4-v6so6383190plb.11 for ; Sun, 12 Aug 2018 21:34:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to:user-agent; bh=AiO51thYNoySjVYDafJZKfYnJh/XWu/jwqbq/Go0ZCs=; b=C0ztYqKp2fFbRQD3Z7SQIDQ/lEjEZmFAiKtlha3wljDfJUWpWk19Vo8s/+hOCw5dle e6peKq+D86q8vSZEUqt8gDJs7l0hqj84BM/yb0EA4pRhZHmj66n5o8GtxBearKLJbj5G Pgwnzar6DViT/35AVgwsEKAE4mp/lyfh7tOXs= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=AiO51thYNoySjVYDafJZKfYnJh/XWu/jwqbq/Go0ZCs=; b=uXqtcusZs4uhHhYav6iAUukSRWCsW8/fTGLp9LGrOg+kCi9iM3CmVkAscamKPPo7vc R/k04z/2Q1mUju7R46uS0uFbbt5HL4QNxs9Usots/FOJs7PeI+uVUIKS+XC8Hq9PhfUZ qL0fn8YgQqrqPflSU5PsqdE8qnJIiFExoyvHZO0ACDE0EoxZhzYf2rx45Kubgq7gfr8H nwVyJz9K1hZPzeVXnHYvskq83YuxrtPLA8IBi19aIojvcgItYOUaZ5GOlPYXJMtmF1D5 zplUUDqrm99Kmsf9qbFlVpLEtjtvyVimYBMofXIPe9C/g53Go5eUdF9ZQY0xpCcY7oqC EoQA== X-Gm-Message-State: AOUpUlHUHV2U6JGaSNRwPVPjk/eFY+iXYjlKqOwBoRl1RsKGeuzYSyv2 E6gvbl/pMm2DUNG193oON9DWXIPuqA== X-Received: by 2002:a17:902:8a97:: with SMTP id p23-v6mr15144951plo.21.1534134858156; Sun, 12 Aug 2018 21:34:18 -0700 (PDT) Received: from Mani-XPS-13-9360 ([2409:4072:631d:d852:4dea:6732:2ed1:5303]) by smtp.gmail.com with ESMTPSA id w70-v6sm25779580pgd.18.2018.08.12.21.34.09 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Sun, 12 Aug 2018 21:34:17 -0700 (PDT) Date: Mon, 13 Aug 2018 10:04:06 +0530 From: Manivannan Sadhasivam To: Parthiban Nallathambi Cc: tglx@linutronix.de, jason@lakedaemon.net, marc.zyngier@arm.com, robh+dt@kernel.org, mark.rutland@arm.com, afaerber@suse.de, catalin.marinas@arm.com, will.deacon@arm.com, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, sravanhome@gmail.com, thomas.liau@actions-semi.com, mp-cs@actions-semi.com, linux@cubietech.com, edgar.righi@lsitec.org.br, laisa.costa@lsitec.org.br, guilherme.simoes@lsitec.org.br, mkzuffo@lsi.usp.br Subject: Re: [PATCH v2 1/3] dt-bindings: interrupt-controller: Actions external interrupt controller Message-ID: <20180813043406.GA16275@Mani-XPS-13-9360> References: <20180812122215.1079590-1-pn@denx.de> <20180812122215.1079590-2-pn@denx.de> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20180812122215.1079590-2-pn@denx.de> User-Agent: Mutt/1.9.4 (2018-02-28) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Parthiban, On Sun, Aug 12, 2018 at 02:22:13PM +0200, Parthiban Nallathambi wrote: > Actions Semi OWL family SoC's provides support for external interrupt > controller to be connected and controlled using SIRQ pins. S500, S700 > and S900 provides 3 SIRQ lines and works independently for 3 external > interrupt controllers. > > Signed-off-by: Parthiban Nallathambi > Signed-off-by: Saravanan Sekar > --- > .../interrupt-controller/actions,owl-sirq.txt | 46 ++++++++++++++++++++++ > 1 file changed, 46 insertions(+) > create mode 100644 Documentation/devicetree/bindings/interrupt-controller/actions,owl-sirq.txt > > diff --git a/Documentation/devicetree/bindings/interrupt-controller/actions,owl-sirq.txt b/Documentation/devicetree/bindings/interrupt-controller/actions,owl-sirq.txt > new file mode 100644 > index 000000000000..4b8437751331 > --- /dev/null > +++ b/Documentation/devicetree/bindings/interrupt-controller/actions,owl-sirq.txt > @@ -0,0 +1,46 @@ > +Actions Semi Owl SoCs SIRQ interrupt controller > + > +S500, S700 and S900 SoC's from Actions provides 3 SPI's from GIC, > +in which external interrupt controller can be connected. 3 SPI's > +45, 46, 47 from GIC are directly exposed as SIRQ. It has > +the following properties: We should really document the driver here. What it does? and how the hierarchy is handled with GIC? etc... > + > +- inputs three interrupt signal from external interrupt controller > + > +Required properties: > + > +- compatible: should be "actions,owl-sirq" > +- reg: physical base address of the controller and length of memory mapped. ...length of memory mapped region? > +- interrupt-controller: identifies the node as an interrupt controller > +- #interrupt-cells: specifies the number of cells needed to encode an interrupt > + source, should be 2. > +- actions,sirq-shared-reg: Applicable for S500 and S700 where SIRQ register > + details are maintained at same offset/register. > +- actions,sirq-offset: register offset for SIRQ interrupts. When registers are > + shared, all the three offsets will be same (S500 and S700). > +- actions,sirq-clk-sel: external interrupt controller can be either > + connected to 32Khz or 24Mhz external/internal clock. This needs Hertz should be specified as Hz. > + to be configured for per SIRQ line. Failing defaults to 32Khz clock. What value needs to be specified for selecting 24MHz clock? You should mention the available options this property supports. > + > +Example for S900: > + > +sirq: interrupt-controller@e01b0000 { > + compatible = "actions,owl-sirq"; > + reg = <0 0xe01b0000 0 0x1000>; could be: reg = <0x0 0xe01b0000 0x0 0x1000>; > + interrupt-controller; > + #interrupt-cells = <2>; > + actions,sirq-clk-sel = <0 0 0>; > + actions,sirq-offset = <0x200 0x528 0x52c>; > +}; > + > +Example for S500 and S700: > + > +sirq: interrupt-controller@e01b0000 { > + compatible = "actions,owl-sirq"; > + reg = <0 0xe01b0000 0 0x1000>; For S500, reg base is 0xb01b0000. Thanks Mani > + interrupt-controller; > + #interrupt-cells = <2>; > + actions,sirq-shared-reg; > + actions,sirq-clk-sel = <0 0 0>; > + actions,sirq-offset = <0x200 0x200 0x200>; > +}; > -- > 2.14.4 >