Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp3028484imm; Mon, 13 Aug 2018 04:55:24 -0700 (PDT) X-Google-Smtp-Source: AA+uWPydfSZ8K7l1iG/Kik4mDuFeuXYME2U5UAww2F+nDxVflSMDo1lnrSFdFPKi4RKT4uHYmZxa X-Received: by 2002:a17:902:b08d:: with SMTP id p13-v6mr16816617plr.0.1534161324500; Mon, 13 Aug 2018 04:55:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1534161324; cv=none; d=google.com; s=arc-20160816; b=QGzysVnQc/gukw7Bff7OhdzuLd6DczJnFUM0uGOjJ4St1vm5R/4kWFfMErMYKUWEI9 LwAshpCHn+oDU4Pd/nrV/ovYg351OUBRAAffqxXuLrjVvc07SocFY7x5nxJW/O7/g968 AkTuTiJJjUkhdVez79cKNw7OD3pmgg1zJwQOYb4beQIpMMB9mVv1YCCJpfsPUiJlVPYx TKEnXfD0VbBZzVGx4nUGkssg+1Q8jrD9MQ2DStUJJKa6qoGyIKZSXC8q9M1Y7rpzw/lx GVz3jvOQGoJeZ3qDo3c26y93sqELjWzaFTzODn+opdqojT5F5ci9GSS5DClklNeUgqfW LAzw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:date:cc:to:from:subject:message-id :dkim-signature:arc-authentication-results; bh=p3COwGjfR8XQD7gxUJeWVI5dLZaMoxYPQU7DwzhzqQM=; b=Pixyee+0t3bx8yWXGaG3fLoJuA//LLfQhsv3TzeI+Jq2o97B/w2alh+tuoIaOtLL3Q LdBukZgSHbCBXpWf4fXfvSB6ohDWdXXuCr74IDrYzAJZWF2Lzg04x1QADOTuh31SN8ph 0X4pyyrQ1+p5Ee73cHIt1hRF8nefxaMQMuAaGuUEQ9Gxec53u/TW0xnjEEt0rgovioN1 g+C3RaFDTc7N9T3I1hpFg2yYYDym+p/m+eS4iQm52gxDJx7202//D0UYAg5P/RvOVSjZ 6bJ/focROSrtfTurbAGwwo05Fmn5PVueirI6O5WxsodD/HSf2VZ2y1wgi3GhbERW9fZk J57Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=L5JMCz6l; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a16-v6si17342675pga.168.2018.08.13.04.55.09; Mon, 13 Aug 2018 04:55:24 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=L5JMCz6l; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729510AbeHMOe2 (ORCPT + 99 others); Mon, 13 Aug 2018 10:34:28 -0400 Received: from mail-wr1-f65.google.com ([209.85.221.65]:36793 "EHLO mail-wr1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729333AbeHMOe2 (ORCPT ); Mon, 13 Aug 2018 10:34:28 -0400 Received: by mail-wr1-f65.google.com with SMTP id h9-v6so14029177wro.3 for ; Mon, 13 Aug 2018 04:52:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=message-id:subject:from:to:cc:date:in-reply-to:references :mime-version:content-transfer-encoding; bh=p3COwGjfR8XQD7gxUJeWVI5dLZaMoxYPQU7DwzhzqQM=; b=L5JMCz6lPlv7TWtqon6CqFXizVMIYB14lQlWCoGtUvCvnkJLw1rI2C2mac7Ur3XU7i 3XpWEVdWS8CJbZHpHxIotVC6I2+53TLNwLD5BeX2RcdeFMU7bI+ZOiyeNLXdhOUf3Rna KIOKEqge66tMU2J8eilR+dMjpcAPLjUKixk6DaR4hgWuwGe5W/NHCmCPw328vR1GPeAh YtFggeVyotpX0SJVKwnuOWtBKNI0/RdxxW0aKqees9T7DFYPWB9GmvuU+rPQfHeZYlLW OSjNecdrnARChghAJLepN+s/+DX2UKTmMHV4DKOFsu3u30c+miD6RKivGApJGhA+T29U Uq9g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:message-id:subject:from:to:cc:date:in-reply-to :references:mime-version:content-transfer-encoding; bh=p3COwGjfR8XQD7gxUJeWVI5dLZaMoxYPQU7DwzhzqQM=; b=h04pH8N/FseOigM6RC03MfjeAr9YuiULhm9P8zKCcfqE35+yseAXR5936ME7GFODGv 6wBmNDEWgL+Ib7u9Lc33FvZm8f5LMlL+uLXEyOrBr+ngq2IJ96hQFp3u41kc+Jy5IARp KZGDIF1yW/k4Tc7jZeeWLpaNJMmQPEGvKkpOvevNtB3E1SZmTfxLmwuDvhpVH0Bu7IGO 732UM98c5WmzxtYeqHHZOefna7g3EWzyuZe8XpeH1BMUpj8+ZckRD2/yNHiZpNQoAIy8 tLa23UvBjKCr02JbxeVoBB5rFrB9Gushx+VX2KDTowGj+8n7cynZVVZimedebD283DNy lorQ== X-Gm-Message-State: AOUpUlELZNaftssdAOStbQ4JivTxspOSnbBVmFDgoHuySjcZQciVnPQd KePH3I+EvhdNT3VV/tm1jPmVDw== X-Received: by 2002:adf:f8c7:: with SMTP id f7-v6mr10849232wrq.237.1534161149959; Mon, 13 Aug 2018 04:52:29 -0700 (PDT) Received: from boomer ([90.63.244.31]) by smtp.gmail.com with ESMTPSA id f132-v6sm11359495wme.24.2018.08.13.04.52.28 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Mon, 13 Aug 2018 04:52:29 -0700 (PDT) Message-ID: <97a8213c1dd3a22b4f98c959d4a2c2bfbd432e9d.camel@baylibre.com> Subject: Re: [PATCH v2 2/2] arm64: dts: meson-g12a: add initial g12a s905d2 SoC DT support From: Jerome Brunet To: Jianxin Pan , Kevin Hilman , linux-amlogic@lists.infradead.org Cc: Rob Herring , Neil Armstrong , Carlo Caione , Jian Hu , Yixun Lan , Hanjie Lin , Qiufang Dai , Victor Wan , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Date: Mon, 13 Aug 2018 13:52:27 +0200 In-Reply-To: <1534160901-22889-3-git-send-email-jianxin.pan@amlogic.com> References: <1534160901-22889-1-git-send-email-jianxin.pan@amlogic.com> <1534160901-22889-3-git-send-email-jianxin.pan@amlogic.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.28.5 (3.28.5-1.fc28) Mime-Version: 1.0 Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, 2018-08-13 at 19:48 +0800, Jianxin Pan wrote: > Try to add basic DT support for the Amlogic's Meson-G12A S905D2 SoC, > which describe components as follows: Reserve Memory, CPU, GIC, IRQ, > Timer, UART. It's capable of booting up into the serial console. > > Signed-off-by: Jianxin Pan > --- > arch/arm64/boot/dts/amlogic/Makefile | 1 + > arch/arm64/boot/dts/amlogic/meson-g12a-u200.dts | 22 +++ > arch/arm64/boot/dts/amlogic/meson-g12a.dtsi | 172 ++++++++++++++++++++++++ > 3 files changed, 195 insertions(+) > create mode 100644 arch/arm64/boot/dts/amlogic/meson-g12a-u200.dts > create mode 100644 arch/arm64/boot/dts/amlogic/meson-g12a.dtsi > > + > + timer { > + compatible = "arm,armv8-timer"; > + interrupts = + (GIC_CPU_MASK_RAW(0xff) | IRQ_TYPE_LEVEL_LOW)>, > + + (GIC_CPU_MASK_RAW(0xff) | IRQ_TYPE_LEVEL_LOW)>, > + + (GIC_CPU_MASK_RAW(0xff) | IRQ_TYPE_LEVEL_LOW)>, > + + (GIC_CPU_MASK_RAW(0xff) | IRQ_TYPE_LEVEL_LOW)>; > + }; t* should be after s* > + > + soc { > + compatible = "simple-bus"; > + #address-cells = <2>; > + #size-cells = <2>; > + ranges;