Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp3070694imm; Mon, 13 Aug 2018 05:37:15 -0700 (PDT) X-Google-Smtp-Source: AA+uWPwduJyH6EZ6v5dCARvBuC271gOfbA61cY9vZZf9aNi1UHVnitx/ujChK7PJYqwfgl60zOoq X-Received: by 2002:a17:902:b697:: with SMTP id c23-v6mr4622997pls.88.1534163835456; Mon, 13 Aug 2018 05:37:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1534163835; cv=none; d=google.com; s=arc-20160816; b=BjJNZGKYc27irpwgbx0GbNed/frUuvCfgc4PDxRfYhOCYrM4JO4Z8xazHGBCJda9Z8 pmm5fQV9rRfOIwyTYgjIoJVY7UyDYIruoW+b1t+sGaeZ/KLahOP6VDE5zTuUu0Av2Ozx v84Fe+YK1AkQ3yoIePPYQqMsDA7W8CHJlpzq5jBFHsk61txo2e1uFUUZ+9Tax12z7HS0 dBhJDR6if+/jMxM7k9BzbOEEEh0X4INwkhiEWPdnuoMNPnyJFOhIDIEbMkCRjN8o5aYE TfCJWNj6E5Q1K/yFLeWwomLZ+bGwsgsqgVrLxJwPy4Ynz3IDo0kUNBwY81InWXqgE73H 4O/g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:arc-authentication-results; bh=qfiY22fdZAAyiURVFp0WrTKrgIx+M4AehulJU/v659Y=; b=GYLcQnq/GIyng+FmeHa/XRbLaIeVhpnFiifT3sKBG7SNsc3Hlb4Kqe7edFyD6mlfGU z1BeUri7Lw7Kb2PZxyiAvgEH/a8SQntVNcgvJ4o6C7cTJjOAxmxrQ5ozYOWSYKedzW2s 1Anxu4LILMPJN10rQbCUuSEOSWhq3TuEgSJqweAZM7L1C7NA4eUkVszJbf72tiTPs6mx ZMWVJPbrT8QkYWrEsDW3nvSr77RAKzWgqGzaSY45wQAR0BZYNpTib3Tum9Hsu32K/QQ1 fahbOlIcvkRW5urTtcme2DmRRt1f8ROI1nXM9FsOM8hmj3xuwZTTWfI/NIA/MOP83ZT3 6lxw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id q16-v6si17886300pgg.619.2018.08.13.05.37.00; Mon, 13 Aug 2018 05:37:15 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729346AbeHMOjg (ORCPT + 99 others); Mon, 13 Aug 2018 10:39:36 -0400 Received: from mail-sh2.amlogic.com ([58.32.228.45]:23875 "EHLO mail-sh2.amlogic.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728712AbeHMOjg (ORCPT ); Mon, 13 Aug 2018 10:39:36 -0400 Received: from [10.18.19.215] (10.18.19.215) by mail-sh2.amlogic.com (10.18.11.6) with Microsoft SMTP Server (TLS) id 15.0.1320.4; Mon, 13 Aug 2018 19:57:54 +0800 Subject: Re: [PATCH v2 2/2] arm64: dts: meson-g12a: add initial g12a s905d2 SoC DT support To: Jerome Brunet , Kevin Hilman , CC: Rob Herring , Neil Armstrong , Carlo Caione , Jian Hu , Yixun Lan , Hanjie Lin , Qiufang Dai , Victor Wan , , , References: <1534160901-22889-1-git-send-email-jianxin.pan@amlogic.com> <1534160901-22889-3-git-send-email-jianxin.pan@amlogic.com> <97a8213c1dd3a22b4f98c959d4a2c2bfbd432e9d.camel@baylibre.com> From: Jianxin Pan Message-ID: <5f35952e-38de-4c4f-0a3f-42ff0ffab46f@amlogic.com> Date: Mon, 13 Aug 2018 19:57:53 +0800 User-Agent: Mozilla/5.0 (Windows NT 10.0; WOW64; rv:60.0) Gecko/20100101 Thunderbird/60.0 MIME-Version: 1.0 In-Reply-To: <97a8213c1dd3a22b4f98c959d4a2c2bfbd432e9d.camel@baylibre.com> Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: 7bit X-Originating-IP: [10.18.19.215] X-ClientProxiedBy: mail-sh2.amlogic.com (10.18.11.6) To mail-sh2.amlogic.com (10.18.11.6) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 8/13/2018 7:52 PM, Jerome Brunet wrote: > On Mon, 2018-08-13 at 19:48 +0800, Jianxin Pan wrote: >> Try to add basic DT support for the Amlogic's Meson-G12A S905D2 SoC, >> which describe components as follows: Reserve Memory, CPU, GIC, IRQ, >> Timer, UART. It's capable of booting up into the serial console. >> >> Signed-off-by: Jianxin Pan >> --- >> arch/arm64/boot/dts/amlogic/Makefile | 1 + >> arch/arm64/boot/dts/amlogic/meson-g12a-u200.dts | 22 +++ >> arch/arm64/boot/dts/amlogic/meson-g12a.dtsi | 172 ++++++++++++++++++++++++ >> 3 files changed, 195 insertions(+) >> create mode 100644 arch/arm64/boot/dts/amlogic/meson-g12a-u200.dts >> create mode 100644 arch/arm64/boot/dts/amlogic/meson-g12a.dtsi >> >> + >> + timer { >> + compatible = "arm,armv8-timer"; >> + interrupts = > + (GIC_CPU_MASK_RAW(0xff) | IRQ_TYPE_LEVEL_LOW)>, >> + > + (GIC_CPU_MASK_RAW(0xff) | IRQ_TYPE_LEVEL_LOW)>, >> + > + (GIC_CPU_MASK_RAW(0xff) | IRQ_TYPE_LEVEL_LOW)>, >> + > + (GIC_CPU_MASK_RAW(0xff) | IRQ_TYPE_LEVEL_LOW)>; >> + }; > > t* should be after s* OK, I will fix it. Thanks for your review > >> + >> + soc { >> + compatible = "simple-bus"; >> + #address-cells = <2>; >> + #size-cells = <2>; >> + ranges; > > . >