Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp3493155imm; Mon, 13 Aug 2018 12:43:12 -0700 (PDT) X-Google-Smtp-Source: AA+uWPyFTPSFKXoYvWvkj8Ky8C7q+l+0uoOYkWM0wpmLL3NP4K1vXbWaMrTJ4yTlqw6sMpZX9XBx X-Received: by 2002:a62:c8c2:: with SMTP id i63-v6mr20393804pfk.73.1534189392142; Mon, 13 Aug 2018 12:43:12 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1534189392; cv=none; d=google.com; s=arc-20160816; b=L1tny3+r5nvZ2NWt6UqhAkgFZ0hUT9SMd1mECTPQ97MJnlnCF2sOIgJ8wJTplLr2Zm P5xzqMqyuaa5NkbVNigqdLdEvsIy+WzqREBBSOnFz9IRs5ssbDXCrKSGnY4Q8Gjw4ojF EK4tJB4lWeztfFZOcatd607fg09dYo7shYOBxYd4NwHLVk71yaLATCDy07hBP+OPVx+F UJW0xdlRyFBKeZApMjWvZhz8pUHJfFddE1m0hh+Es7SmK3Wrjgm0Pt3RTpnjFRn8Yw4m N/xCekE4vGch/p/4DssiOFncejdGM7+k1AAsjb7x7mVkceC3QuSlvOFCAnZXT+oBIPRC q0aw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dmarc-filter:dkim-signature:dkim-signature :arc-authentication-results; bh=BPaNu5X+hQxLyBH+IsKXTaAymhkeXpSPydKyEoe6y4c=; b=ekJNe5X5vb901qeXsRC8jJzBYYe8JqkzKfcR8pg/iAHgzfhft2anQX/nOdNLS7WcA3 ve5HkUlPwrt5+slQlqhQB+Ui1rA05kKNQzdcWHQaDc1xhJTLVM34jXIukH5I4Vzmf+Nd AFvUBWBGggfGtYPdsL5QOcgOwDIhg3wwVIGxp0d/uqsBAJqUw9dPFVczPuK5y2UEN0Zl LIAxLYtzUNqabXeBupL4LoHqdhTyENmkoR8EVLpu0NGjtSeujKANvVyTRtcjgIZ5hQYH EEpNI9mrKxkHBc8UL+ZPnweZwdtLOntU1s/TWMf/cYSQ/IvuhvqeSEImsor+RVgtYge9 NuuA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=Cqr8jFjK; dkim=pass header.i=@codeaurora.org header.s=default header.b=mKpyXItJ; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w10-v6si19088246pfk.162.2018.08.13.12.42.57; Mon, 13 Aug 2018 12:43:12 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=Cqr8jFjK; dkim=pass header.i=@codeaurora.org header.s=default header.b=mKpyXItJ; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730910AbeHMWZd (ORCPT + 99 others); Mon, 13 Aug 2018 18:25:33 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:49296 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729990AbeHMWZd (ORCPT ); Mon, 13 Aug 2018 18:25:33 -0400 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id 788B7608C9; Mon, 13 Aug 2018 19:41:54 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1534189314; bh=Z1pwl6YpK+RNK+ZfTUHyTzqH23bcLmuRWvulf9EHyQo=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=Cqr8jFjKTP+gGSl5BaRAnt7t4UCVsiYY9UxpTbD/gLGdQsEvedB0gsGhFi9i9/p/d xQ3ZjgWRO3L83A5T35XNsQ1fZ1UXa1KzSJsju5AXF3orXgLoCkzNty9ISWtRK0D9pa DWiBxFHcP9oheMoDND1mG6i6xRrClcS4OpNHUadM= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.8 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_SIGNED,T_DKIM_INVALID autolearn=no autolearn_force=no version=3.4.0 Received: from localhost (i-global254.qualcomm.com [199.106.103.254]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) (Authenticated sender: ilina@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id B6D6B60214; Mon, 13 Aug 2018 19:41:53 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1534189313; bh=Z1pwl6YpK+RNK+ZfTUHyTzqH23bcLmuRWvulf9EHyQo=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=mKpyXItJ2b9j4+/bbdmYS+nL/Beq0A2EzSv4GL6KtZAMVv9z6t96Hh/Zx3netJzmK 1y8u2Ejehxa1EqMut2BFT1ifhlZiRkE8fgRpYPRp94aEytp4JBIb4+7HnNUDHMZUMN 3szo1HwvguaO2Vmdo3b3YoDcn9qZgWL0h/HW8ChQ= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org B6D6B60214 Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=ilina@codeaurora.org Date: Mon, 13 Aug 2018 13:41:52 -0600 From: Lina Iyer To: Marc Zyngier Cc: swboyd@chromium.org, evgreen@chromium.org, linus.walleij@linaro.org, bjorn.andersson@linaro.org, rplsssn@codeaurora.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, rnayak@codeaurora.org, devicetree@vger.kernel.org Subject: Re: [PATCH RESEND RFC 2/4] drivers: pinctrl: qcom: add wakeup gpio map for sdm845 Message-ID: <20180813194152.GG5081@codeaurora.org> References: <20180801020021.9782-1-ilina@codeaurora.org> <20180801020021.9782-3-ilina@codeaurora.org> <8636vyxyub.wl-marc.zyngier@arm.com> <20180801200405.GB6422@codeaurora.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii; format=flowed Content-Disposition: inline In-Reply-To: <20180801200405.GB6422@codeaurora.org> User-Agent: Mutt/1.10.0 (2018-05-17) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Aug 01 2018 at 14:04 -0600, Lina Iyer wrote: >On Wed, Aug 01 2018 at 02:42 -0600, Marc Zyngier wrote: >>On Wed, 01 Aug 2018 03:00:19 +0100, >>Lina Iyer wrote: >>> >>>Add GPIO to PDC pin map for the SDM845 SoC. >>> >>>Signed-off-by: Lina Iyer >>>--- >>> drivers/pinctrl/qcom/pinctrl-sdm845.c | 76 +++++++++++++++++++++++++++ >>> 1 file changed, 76 insertions(+) >>> >>>diff --git a/drivers/pinctrl/qcom/pinctrl-sdm845.c b/drivers/pinctrl/qcom/pinctrl-sdm845.c >>>index 2ab7a8885757..e93660922dc2 100644 >>>--- a/drivers/pinctrl/qcom/pinctrl-sdm845.c >>>+++ b/drivers/pinctrl/qcom/pinctrl-sdm845.c >>>@@ -1277,6 +1277,80 @@ static const struct msm_pingroup sdm845_groups[] = { >>> UFS_RESET(ufs_reset, 0x99f000), >>> }; >>> >>>+static struct msm_pinctrl_pdc_map sdm845_wakeup_gpios[] = { >> >>[huge array] >> >>>+}; >> >>Why isn't that array part of the DT? I'd expect other SoCs to >>eventually use a similar mechanism, no? >> >I agree and it should be. > >One place I am thinking is to add it to the DT definition of PDC >controller as a data argument - > > tlmm: pinctrl@000000{ > [...] > interrupts-extended = <&pdc 30 IRQ_TYPE_LEVEL_HIGH 1>, > <&pdc 31 IRQ_TYPE_LEVEL_HIGH 3>, > <&pdc 32 IRQ_TYPE_LEVEL_HIGH 5>, > ^ > |--- Provide the GPIO > for the PDC pin here. > }; > > pdc: interrupt-controller@b220000 { > compatible = "qcom,sdm845-pdc"; > reg = <0xb220000 0x30000>; > qcom,pdc-ranges = <0 512 94>, <94 641 15>, <115 662 7>; > #interrupt-cells = <3>; <-------- Increase this from 2 ? > interrupt-parent = <&intc>; > interrupt-controller; > }; > >Would that be acceptable? > Any ideas on how to do this better? >Thanks, >Lina