Received: by 2002:a4a:311b:0:0:0:0:0 with SMTP id k27-v6csp4657770ooa; Tue, 14 Aug 2018 08:49:59 -0700 (PDT) X-Google-Smtp-Source: AA+uWPwOkARHXiamHKskM4rPuxA3YMDZIL+ACFOikNsKkVHU+KuXG5yvk9v9RVulARcHQ7eWU5Yo X-Received: by 2002:a62:cf82:: with SMTP id b124-v6mr24083761pfg.142.1534261799045; Tue, 14 Aug 2018 08:49:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1534261799; cv=none; d=google.com; s=arc-20160816; b=Cg7Vs7okX14Qh+ju1uEDNC4W2JhVvciJCtzXN9LMcL4zz+WpNTG0EWdgYn3D1CK3Gb aWXMBR3Ka2Pcmu+RgutNweXJC5Skf/mVv8rjGPyCEwHaCQ6rioz3Vqd6+CObbrEXlEUc H7z/eNyBUkYL+AwzzNGxkrwoo8jWH/ugv4DYOI5ClmqvFxA8FB3I+Qcfr9W6Cl3R99yG acXJwsadxLI+QpJiT0FU45ksBRqk+LPMQTuvWSQ9qYI9x2K5zscuSQyhkIttGWYFlgpp zxZZZjaXY2hhbceDS4+USN3L1EauimMnPQCLGoondOwNzC/BeNcoYNmJxU7pWo5+1DPe e4dg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:autocrypt:openpgp:from:references:cc:to:subject :dkim-signature:arc-authentication-results; bh=aPYDi9vdPbZhcuIE8hsyPuv5hxXdA3+kzqvYZCbR1VI=; b=WXVmgJBkmQg8GDbnQCSPjM6nxIvIu4fqc8TlIyQwBo/TJ11s2/P8KPbJzym12ODYHF v6XmQx/cE4sjAS6YnINI5Wv8a7KpcCib76BOM4BHr4JaHSFSIBwGutTK0rWja8/H8e+N LapgC5xSZivhGTnTVgO0t3+G1y1t1KF7sH5Xh3D+jbDiU7PZLvDJgAoLE6KL/2ZxUTKb Ty7HQeNJ/qKSBbSJZwtTE9iDQmE6/2og9LFLQFXCzwoP+pqF+KzOI8Q9/YQ3qdY2VUR2 7g3vC2cU4x738iqnLX5o8jHZPuVL3Vu00Yl/Met04Z4Yrf2Py9TRQeb2rEePLPqAonhr XKgA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=LAarWZpR; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j11-v6si15830625plk.513.2018.08.14.08.49.43; Tue, 14 Aug 2018 08:49:59 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=LAarWZpR; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732548AbeHNSgW (ORCPT + 99 others); Tue, 14 Aug 2018 14:36:22 -0400 Received: from mail.kernel.org ([198.145.29.99]:57488 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729536AbeHNSgW (ORCPT ); Tue, 14 Aug 2018 14:36:22 -0400 Received: from [192.168.1.25] (cpe-70-114-128-244.austin.res.rr.com [70.114.128.244]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 9ECB1208C2; Tue, 14 Aug 2018 15:48:38 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1534261719; bh=FdFqKvX1kv/GHrGBeXzJhH61l9JiZ57yd35oXkBINSI=; h=Subject:To:Cc:References:From:Date:In-Reply-To:From; b=LAarWZpRbGBsCPE2kCj/d6RkK3KJvv3+dpA00uXvncm3Z9cPmRJkB2UtkNXSKU4i2 pXIpLdTSuNx/VGXbac7dkhvqogr1nCN15mA/IekRbkm1Cpm2lzdtBr3uRJlQ3IWGhX 1AVwyUtZoXfXKXKhOFMeILb8kQm33gkPQujXGDKw= Subject: Re: [PATCH10 0/3] Intel FPGA Video and Image Processing Suite To: "Hean-Loong, Ong" , Rob Herring , David Airlie Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, dri-devel@lists.freedesktop.org, yves.vandervennet@intel.com, chin.liang.see@intel.com References: <1534237029-2648-1-git-send-email-hean.loong.ong@intel.com> From: Dinh Nguyen Openpgp: preference=signencrypt Autocrypt: addr=dinguyen@kernel.org; prefer-encrypt=mutual; keydata= xsFNBFEnvWwBEAC44OQqJjuetSRuOpBMIk3HojL8dY1krl8T8GJjfgc/Gh97CfVbrqhV5yQ3 Sk/MW9mxO9KNvQCbZtthfn62YHmroNwipjZ6wKOMfKdtJR4+8JW/ShIJYnrMfwN8Wki6O+5a yPNNCeENHleV0FLVXw3aACxOcjEzGJHYmg4UC+56rfoxPEhKF6aGBTV5aGKMtQy77ywuqt12 c+hlRXHODmXdIeT2V4/u/AsFNAq6UFUEvHrVj+dMIyv2VhjRvkcESIGnG12ifPdU7v/+wom/ smtfOAGojgTCqpwd0Ay2xFzgGnSCIFRHp0I/OJqhUcwAYEAdgHSBVwiyTQx2jP+eDu3Q0jI3 K/x5qrhZ7lj8MmJPJWQOSYC4fYSse2oVO+2msoMTvMi3+Jy8k+QNH8LhB6agq7wTgF2jodwO yij5BRRIKttp4U62yUgfwbQtEUvatkaBQlG3qSerOzcdjSb4nhRPxasRqNbgkBfs7kqH02qU LOAXJf+y9Y1o6Nk9YCqb5EprDcKCqg2c8hUya8BYqo7y+0NkBU30mpzhaJXncbCMz3CQZYgV 1TR0qEzMv/QtoVuuPtWH9RCC83J5IYw1uFUG4RaoL7Z03fJhxGiXx3/r5Kr/hC9eMl2he6vH 8rrEpGGDm/mwZOEoG5D758WQHLGH4dTAATg0+ZzFHWBbSnNaSQARAQABzSFEaW5oIE5ndXll biA8ZGluZ3V5ZW5Aa2VybmVsLm9yZz7CwXgEEwECACIFAlbG5oQCGwMGCwkIBwMCBhUIAgkK CwQWAgMBAh4BAheAAAoJEBmUBAuBoyj0fIgQAICrZ2ceRWpkZv1UPM/6hBkWwOo3YkzSQwL+ AH15hf9xx0D5mvzEtZ97ZoD0sAuB+aVIFwolet+nw49Q8HA3E/3j0DT7sIAqJpcPx3za+kKT twuQ4NkQTTi4q5WCpA5b6e2qzIynB50b3FA6bCjJinN06PxhdOixJGv1qDDmJ01fq2lA7/PL cny/1PIo6PVMWo9nf77L6iXVy8sK/d30pa1pjhMivfenIleIPYhWN1ZdRAkH39ReDxdqjQXN NHanNtsnoCPFsqeCLmuUwcG+XSTo/gEM6l2sdoMF4qSkD4DdrVf5rsOyN4KJAY9Uqytn4781 n6l1NAQSRr0LPT5r6xdQ3YXIbwUfrBWh2nDPm0tihuHoH0CfyJMrFupSmjrKXF84F3cq0DzC yasTWUKyW/YURbWeGMpQH3ioDLvBn0H3AlVoSloaRzPudQ6mP4O8mY0DZQASGf6leM82V3t0 Gw8MxY9tIiowY7Yl2bHqXCorPlcEYXjzBP32UOxIK7y7AQ1JQkcv6pZ0/6lX6hMshzi9Ydw0 m8USfFRZb48gsp039gODbSMCQ2NfxBEyUPw1O9nertCMbIO/0bHKkP9aiHwg3BPwm3YL1UvM ngbze/8cyjg9pW3Eu1QAzMQHYkT1iiEjJ8fTssqDLjgJyp/I3YHYUuAf3i8SlcZTusIwSqnD zsFNBFEnvWwBEADZqma4LI+vMqJYe15fxnX8ANw+ZuDeYHy17VXqQ7dA7n8E827ndnoXoBKB 0n7smz1C0I9StarHQPYTUciMLsaUpedEfpYgqLa7eRLFPvk/cVXxmY8Pk+aO8zHafr8yrFB1 cYHO3Ld8d/DvF2DuC3iqzmgXzaRQhvQZvJ513nveCa2zTPPCj5w4f/Qkq8OgCz9fOrf/CseM xcP3Jssyf8qTZ4CTt1L6McRZPA/oFNTTgS/KA22PMMP9i8E6dF0Nsj0MN0R7261161PqfA9h 5c+BBzKZ6IHvmfwY+Fb0AgbqegOV8H/wQYCltPJHeA5y1kc/rqplw5I5d8Q6B29p0xxXSfaP UQ/qmXUkNQPNhsMnlL3wRoCol60IADiEyDJHVZRIl6U2K54LyYE1vkf14JM670FsUH608Hmk 30FG8bxax9i+8Muda9ok/KR4Z/QPQukmHIN9jVP1r1C/aAEvjQ2PK9aqrlXCKKenQzZ8qbeC rOTXSuJgWmWnPWzDrMxyEyy+e84bm+3/uPhZjjrNiaTzHHSRnF2ffJigu9fDKAwSof6SwbeH eZcIM4a9Dy+Ue0REaAqFacktlfELeu1LVzMRvpIfPua8izTUmACTgz2kltTaeSxAXZwIziwY prPU3cfnAjqxFHO2TwEpaQOMf8SH9BSAaCXArjfurOF+Pi3lKwARAQABwsFfBBgBAgAJBQJR J71sAhsMAAoJEBmUBAuBoyj0MnIQAI+bcNsfTNltf5AbMJptDgzISZJrYCXuzOgv4+d1CubD 83s0k6VJgsiCIEpvELQJsr58xB6l+o3yTBZRo/LViNLk0jF4CmCdXWjTyaQAIceEdlaeeTGH d5GqAud9rv9q1ERHTcvmoEX6pwv3m66ANK/dHdBV97vXacl+BjQ71aRiAiAFySbJXnqj+hZQ K8TCI/6TOtWJ9aicgiKpmh/sGmdeJCwZ90nxISvkxDXLEmJ1prvbGc74FGNVNTW4mmuNqj/p oNr0iHan8hjPNXwoyLNCtj3I5tBmiHZcOiHDUufHDyKQcsKsKI8kqW3pJlDSACeNpKkrjrib 3KLQHSEhTQCt3ZUDf5xNPnFHOnBjQuGkumlmhkgD5RVguki39AP2BQYp/mdk1NCRQxz5PR1B 2w0QaTgPY24chY9PICcMw+VeEgHZJAhuARKglxiYj9szirPd2kv4CFu2w6a5HNMdVT+i5Hov cJEJNezizexE0dVclt9OS2U9Xwb3VOjs1ITMEYUf8T1j83iiCCFuXqH4U3Eji0nDEiEN5Ac0 Jn/EGOBG2qGyKZ4uOec9j5ABF7J6hyO7H6LJaX5bLtp0Z7wUbyVaR4UIGdIOchNgNQk4stfm JiyuXyoFl/1ihREfvUG/e7+VAAoOBnMjitE5/qUERDoEkkuQkMcAHyEyd+XZMyXY Message-ID: <3720ba74-947a-1b5d-5f5b-1ef03d5941aa@kernel.org> Date: Tue, 14 Aug 2018 10:48:37 -0500 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.9.1 MIME-Version: 1.0 In-Reply-To: <1534237029-2648-1-git-send-email-hean.loong.ong@intel.com> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 08/14/2018 03:57 AM, Hean-Loong, Ong wrote: > From: Ong, Hean Loong > > The FPGA FrameBuffer Soft IP could be seen as the GPU and the DRM driver patch > here is allocating memory for information to be streamed from the ARM/Linux > to the display port. Basically the driver just wraps the information such as > the pixels to be drawn by the FPGA FrameBuffer 2. > > The piece of hardware in discussion is the SoC FPGA where Linux runs on the > ARM chip and the FGPA is driven by its NIOS soft core with its own proprietary firmware. This driver doesn't have to ARM specific does it? > > For example the application from the ARM Linux would have to write information > on the /dev/fb0 with the information stored in the SDRAM to be fetched by the > FPGA framebuffer IP and displayed on the Display Port Monitor. > > > Ong Hean Loong (2): > ARM:socfpga-defconfig Intel FPGA Video and Image Processing Suite > ARM:drm ivip Intel FPGA Video and Image Processing Suite > > Ong, Hean Loong (1): > ARM:dt-bindings:display Intel FPGA Video and Image Processing Suite > > .../devicetree/bindings/display/altr,vip-fb2.txt | 63 +++++++ > arch/arm/configs/socfpga_defconfig | 5 + > drivers/gpu/drm/Kconfig | 2 + > drivers/gpu/drm/Makefile | 1 + > drivers/gpu/drm/ivip/Kconfig | 14 ++ > drivers/gpu/drm/ivip/Makefile | 9 + > drivers/gpu/drm/ivip/intel_vip_conn.c | 95 ++++++++++ > drivers/gpu/drm/ivip/intel_vip_core.c | 161 ++++++++++++++++ > drivers/gpu/drm/ivip/intel_vip_drv.h | 52 ++++++ > drivers/gpu/drm/ivip/intel_vip_of.c | 193 ++++++++++++++++++++ > 10 files changed, 595 insertions(+), 0 deletions(-) > create mode 100644 Documentation/devicetree/bindings/display/altr,vip-fb2.txt > create mode 100644 drivers/gpu/drm/ivip/Kconfig > create mode 100644 drivers/gpu/drm/ivip/Makefile > create mode 100644 drivers/gpu/drm/ivip/intel_vip_conn.c > create mode 100644 drivers/gpu/drm/ivip/intel_vip_core.c > create mode 100644 drivers/gpu/drm/ivip/intel_vip_drv.h > create mode 100644 drivers/gpu/drm/ivip/intel_vip_of.c > Can you clarify your commit header? What is "PATCH10", is it version 10? If so, it should be "PATCHv10". You're also missing a few other maintainers in your CC list, the "DRM DRIVERS AND MISC GPU PATCHES" people. Dinh