Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp2549563imm; Thu, 16 Aug 2018 11:17:50 -0700 (PDT) X-Google-Smtp-Source: AA+uWPx+8TlGmh7fwvKAWp6cYY/mlHSKPlM5ptLFT4nEykYLA3iUTvcbTSWNzOXjx50jXX2HmD4g X-Received: by 2002:a62:464f:: with SMTP id t76-v6mr33493503pfa.118.1534443470838; Thu, 16 Aug 2018 11:17:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1534443470; cv=none; d=google.com; s=arc-20160816; b=xGX7wDM7tamDiWwUGTf1ttCOv9M9w9kPhT8ogg61gE9h3lH7GT9lfkGPOPMdf4aYX3 44UaszrD6SawmHgD7QZzQwNBWy3bHzyJ9LEKxmIYBY7w+/GgO91oCCY6uBZbk4Nmm0EI JgWlVCuFDW5W6E8Uxl9heEwqKFN5l/3lx6HMHcDdNMQ8DU1yopd4rCuRKgFmRLDX1pdw 51dK+NSFhX75v7dCfcHQMUO9+udW1dW65bJcSlchguqDzGvQ+PvIzpZgBbS9nRAK+v5g X8OeR5SOKF8yZtEFW+z/5NyX2/jSGDIhGS7j/GOLDaVAp+jWtz0Lvdz3cEpD0RDi4bO3 OwGQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:references :in-reply-to:message-id:date:subject:cc:to:from:dkim-signature :arc-authentication-results; bh=Q+AUOMeB2Ab47XkW5MPLyXFqW7/NNAsWImFo6vB5OtQ=; b=Pxc8emLsZ1wJwzHqR/MPYZUurcMMIsxWPaRvxPxMNNxGRq7BNY/5DkujPTDaCHxbe6 HCVw8WEdSkCPJzY5g0irF8TKYwKbcvPxVITVo+R414tKol+PQUu5fxv0RP3nvsEoeRDG EG2O7IwPb65Q3aiiRuH9RRznSicl7I+PNiVbr87ZazySMlH+jv2wN+ccBOav9R1oKF79 5Q1/sQn14zUhvtNof2T571uJW42noTGwr8rQslCOskwSllqKP7Hl0M0XspmGWYdklfc+ 93aI5dzPJz+9tva+Fy17GvXIRKmpP8MgC9SkhlciIeIrDj3GlymGcyCO1k8vMY++En7t hQCw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=URnqjOZu; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d66-v6si27135066pfa.186.2018.08.16.11.17.35; Thu, 16 Aug 2018 11:17:50 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=URnqjOZu; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2391489AbeHPPx5 (ORCPT + 99 others); Thu, 16 Aug 2018 11:53:57 -0400 Received: from mail-pf1-f193.google.com ([209.85.210.193]:38091 "EHLO mail-pf1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2391479AbeHPPx5 (ORCPT ); Thu, 16 Aug 2018 11:53:57 -0400 Received: by mail-pf1-f193.google.com with SMTP id x17-v6so1996865pfh.5 for ; Thu, 16 Aug 2018 05:55:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :in-reply-to:references; bh=Q+AUOMeB2Ab47XkW5MPLyXFqW7/NNAsWImFo6vB5OtQ=; b=URnqjOZuTORwigtzkX6s24VzknHrs8yQxQ5TfLTc+uITW4cEWB3jI1TkqWlOLbBq4U Sx91giRa9ZEudT8BVAWDBLI04S4rgZZFVvp+nQjcOz8I+NUMnjlPpfrwq2DhShDQoA8C 6byd+8Chnpm1tPZ6E734EzvTPdwR1XpSnugMM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:in-reply-to:references; bh=Q+AUOMeB2Ab47XkW5MPLyXFqW7/NNAsWImFo6vB5OtQ=; b=spyyPZuizDuRNQGXONIp1eiVShXMpcdPD2UsbGJa4Ae64/7MrIkEbw7GK71NQ9tTiZ WoksDW+NsmnFg+F/8LcM/+8b8akjZAgY6kh6vSYrsCKltXmlEvgDncQ2TFc9sVn0bqze Hvbi/qorwMceTX8bsElNWm3hdgT7DmMFVQwZ+070PZjSBDrHn2wU5zRaLtqxvDLp6UH1 egRCYEx0/8agtOCeiIn0KN0GV6y1vV1fVpI6FhlMHW8N5Xa6g5JLiqqVr7MjNkVPaiVe 6VRD1YtlaTC1GbNuKlJ1JU+pz/dNOsgp0g9hijiQxDrkvKZugdYfB9bq8HvFGkhO3qQT xNZw== X-Gm-Message-State: AOUpUlELBQajDuDbZPxVxG+qBWVLHKQ/PSktV5sTKf8Rtpdws12b9m6J XmM/g99LxvlIYXbVr+YGpdND6w== X-Received: by 2002:a62:ca0d:: with SMTP id n13-v6mr31983354pfg.69.1534424132161; Thu, 16 Aug 2018 05:55:32 -0700 (PDT) Received: from baolinwangubtpc.spreadtrum.com ([117.18.48.102]) by smtp.gmail.com with ESMTPSA id 203-v6sm34944589pgb.14.2018.08.16.05.55.29 (version=TLS1 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 16 Aug 2018 05:55:31 -0700 (PDT) From: Baolin Wang To: broonie@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com Cc: orsonzhai@gmail.com, zhang.lyra@gmail.com, lanqing.liu@spreadtrum.com, baolin.wang@linaro.org, linux-spi@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 2/3] dt-bindings: spi: Add Spreadtrum SPI controller documentation Date: Thu, 16 Aug 2018 20:54:50 +0800 Message-Id: <53e9467b4b16911576bcfb71c50c108ea83a803c.1534423916.git.baolin.wang@linaro.org> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: References: In-Reply-To: References: Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Lanqing Liu This patch adds the binding documentation for Spreadtrum SPI controller device. Signed-off-by: Lanqing Liu Signed-off-by: Baolin Wang --- Changes from v1: - Remove the sprd,spi-interval property. --- Documentation/devicetree/bindings/spi/spi-sprd.txt | 26 ++++++++++++++++++++ 1 file changed, 26 insertions(+) create mode 100644 Documentation/devicetree/bindings/spi/spi-sprd.txt diff --git a/Documentation/devicetree/bindings/spi/spi-sprd.txt b/Documentation/devicetree/bindings/spi/spi-sprd.txt new file mode 100644 index 0000000..bad211a --- /dev/null +++ b/Documentation/devicetree/bindings/spi/spi-sprd.txt @@ -0,0 +1,26 @@ +Spreadtrum SPI Controller + +Required properties: +- compatible: Should be "sprd,sc9860-spi". +- reg: Offset and length of SPI controller register space. +- interrupts: Should contain SPI interrupt. +- clock-names: Should contain following entries: + "spi" for SPI clock, + "source" for SPI source (parent) clock, + "enable" for SPI module enable clock. +- clocks: List of clock input name strings sorted in the same order + as the clock-names property. +- #address-cells: The number of cells required to define a chip select + address on the SPI bus. Should be set to 1. +- #size-cells: Should be set to 0. + +Example: +spi0: spi@70a00000{ + compatible = "sprd,sc9860-spi"; + reg = <0 0x70a00000 0 0x1000>; + interrupts = ; + clock-names = "spi", "source","enable"; + clocks = <&clk_spi0>, <&ext_26m>, <&clk_ap_apb_gates 5>; + #address-cells = <1>; + #size-cells = <0>; +}; -- 1.7.9.5