Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp975361imm; Fri, 17 Aug 2018 09:40:44 -0700 (PDT) X-Google-Smtp-Source: AA+uWPyHEIeVdVP2qt8tGv9BYE433sCDY3p5YEkMvn4TOTyKAxO3jqoO/HzKyvIcaK+1xuHw81MI X-Received: by 2002:a62:fc5:: with SMTP id 66-v6mr37704632pfp.237.1534524044137; Fri, 17 Aug 2018 09:40:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1534524044; cv=none; d=google.com; s=arc-20160816; b=a2pSALTuih6w14cZbvP8P6eSHTbj9xWtNUKp5UK0KVTpHxh0bsYpBMjTp6Wjjhfa2U 4xo3oGTjlnkfPmfnw9MXt2cmiDqbEKKX9qnDrGzlbs8606825/v9hG/gSxuSjJG5+Jz5 gf0mp/qwy00PDYikD4ifWoc4qN58oukOAZSHOecDkjC+ko00IdhkAaD2GOeoMLdCpKK1 AP3xe7LoUu28T1Y344nAJmwZQRNpFFUw5rs+FD8lrnMJUgN+ICfiPFMk71rKtzxPjDPD g983a3xMapuvvr0zDCNn6U0OBVv8t/X4PeMJnc96DCZ9RDIxnyM99ZtrFzkYIYH1Cz69 n7tg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dmarc-filter:dkim-signature:dkim-signature :arc-authentication-results; bh=6q2k9CADDchHjWaJ1vGDF6OXBhdwIvexL546Cl6/FwY=; b=WrUGW39wMEyhVo67yqJANBOXgqQW0brKqd+MffiGYIMxfq9wnkQXjSvIYZmBpvoZLa 5G2gnoEquUmP8T9kZPeyPWgFkQzCNkA84C0hbjzgBh2bxFhX1w9QyFLqsMWTTln8MerE Hi5k3xoleWx7pTbZxmX8NejDKHPDvHz9/4DwubHWgiH4lOj6Tvo77EzNC50xGDZyLvpG 7oPbRCIE+PHv4WOUTIQiijzch5DCINh+BMoxOXY1jfJhax34ah231KglcdEG3fDtLGEy eE/Se3JIDmsJkcSqlbnKkrTOu4xijY/ENU8LrTnRDAfjQaUrfVFbGhZRfYCOW/uh/D4X WI9w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=kzz4MF6T; dkim=pass header.i=@codeaurora.org header.s=default header.b="HoT+OF/N"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g13-v6si2435120plo.153.2018.08.17.09.40.29; Fri, 17 Aug 2018 09:40:44 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=kzz4MF6T; dkim=pass header.i=@codeaurora.org header.s=default header.b="HoT+OF/N"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727985AbeHQTnW (ORCPT + 99 others); Fri, 17 Aug 2018 15:43:22 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:47954 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727962AbeHQTnV (ORCPT ); Fri, 17 Aug 2018 15:43:21 -0400 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id 13A6F6249B; Fri, 17 Aug 2018 16:39:17 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1534523957; bh=C5JaBqR4HXSX6Nz6LQ9CchmYdKUhr+ne7FvXeOwBfTM=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=kzz4MF6T8qIK21wiowCmARJhnz/UA9GGYacXgmhFQNzCoULugTOz+inyyMthTuQzB tOtSePEDsdiEIWuEQTtdpI3Q/jOMh8rRTCr/BrYFPIwfDor9WNl1KKamUGR91kC9QK Njva0VUGDdvUpqo/FiTi66QXrcrzD0BwYZzRebks= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.8 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_SIGNED,T_DKIM_INVALID autolearn=no autolearn_force=no version=3.4.0 Received: from codeaurora.org (i-global254.qualcomm.com [199.106.103.254]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: ilina@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id DE51662387; Fri, 17 Aug 2018 16:39:14 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1534523956; bh=C5JaBqR4HXSX6Nz6LQ9CchmYdKUhr+ne7FvXeOwBfTM=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=HoT+OF/NsvCG10n16cvntsu493WeYqf4wTLBGEvuM4sYjFZw44wks/vn3mTdez5Fq lwvVI9iEihkosf+uwTChnhNhAUnawbtz5Zs2OabGxLLMAvhe3h1oAgfR4X0ZAdc+J7 dKtcEAJ6n7DRQVLp1206iGdtv4h2ECoBJ8z2Igf0= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org DE51662387 Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=ilina@codeaurora.org From: Lina Iyer To: marc.zyngier@arm.com, bjorn.andersson@linaro.org, sboyd@kernel.org, evgreen@chromium.org, linus.walleij@linaro.org Cc: rplsssn@codeaurora.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, rnayak@codeaurora.org, devicetree@vger.kernel.org, andy.gross@linaro.org, dianders@chromium.org, Lina Iyer Subject: [PATCH v2 2/5] dt-bindings: pinctrl: add wakeup capable GPIOs for SDM845 Date: Fri, 17 Aug 2018 10:38:46 -0600 Message-Id: <20180817163849.30750-3-ilina@codeaurora.org> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20180817163849.30750-1-ilina@codeaurora.org> References: <20180817163849.30750-1-ilina@codeaurora.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Update the documentation to use interrupts-extended format for specifying the TLMM summary IRQ line that is requested from GIC and the PDC interrupts corresponding to the wakeup capable GPIOs. Update the example to show PDC interrupts for the wakeup capable GPIOs for SDM845. Cc: devicetree@vger.kernel.org Signed-off-by: Lina Iyer --- .../bindings/pinctrl/qcom,sdm845-pinctrl.txt | 58 ++++++++++++++++++- 1 file changed, 55 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,sdm845-pinctrl.txt b/Documentation/devicetree/bindings/pinctrl/qcom,sdm845-pinctrl.txt index 665aadb5ea28..d7408cc74e01 100644 --- a/Documentation/devicetree/bindings/pinctrl/qcom,sdm845-pinctrl.txt +++ b/Documentation/devicetree/bindings/pinctrl/qcom,sdm845-pinctrl.txt @@ -13,10 +13,21 @@ SDM845 platform. Value type: Definition: the base address and size of the TLMM register space. -- interrupts: +- interrupts-extended: Usage: required Value type: - Definition: should specify the TLMM summary IRQ. + Definition: should specify the TLMM summary IRQ as the first + interrupt. Optionally, wake up capable GPIOs may list + their corresponding PDC interrupts here. + +- interrupt-names: + Usage: required + Value type: + Definition: the names matching the interrupt definition in the + interrupts-extended property. The first interrupt name + must be "summary-irq" for the TLMM summary IRQ. PDC + interrupts must be described by "gpioN", where N is the + GPIO line corresponding to the PDC IRQ. - interrupt-controller: Usage: required @@ -155,11 +166,52 @@ Example: tlmm: pinctrl@3400000 { compatible = "qcom,sdm845-pinctrl"; reg = <0x03400000 0xc00000>; - interrupts = ; gpio-controller; #gpio-cells = <2>; interrupt-controller; #interrupt-cells = <2>; + interrupts-extended = <&intc GIC_SPI 208 0>, + <&pdc 510 0>, <&pdc 511 0>, <&pdc 512 0>, <&pdc 513 0>, + <&pdc 514 0>, <&pdc 515 0>, <&pdc 516 0>, <&pdc 517 0>, + <&pdc 518 0>, <&pdc 519 0>, <&pdc 632 0>, <&pdc 639 0>, + <&pdc 521 0>, <&pdc 522 0>, <&pdc 523 0>, <&pdc 524 0>, + <&pdc 525 0>, <&pdc 526 0>, <&pdc 527 0>, <&pdc 630 0>, + <&pdc 637 0>, <&pdc 529 0>, <&pdc 530 0>, <&pdc 531 0>, + <&pdc 532 0>, <&pdc 633 0>, <&pdc 640 0>, <&pdc 534 0>, + <&pdc 535 0>, <&pdc 536 0>, <&pdc 537 0>, <&pdc 538 0>, + <&pdc 539 0>, <&pdc 540 0>, <&pdc 541 0>, <&pdc 542 0>, + <&pdc 543 0>, <&pdc 544 0>, <&pdc 545 0>, <&pdc 546 0>, + <&pdc 547 0>, <&pdc 548 0>, <&pdc 549 0>, <&pdc 550 0>, + <&pdc 551 0>, <&pdc 552 0>, <&pdc 553 0>, <&pdc 554 0>, + <&pdc 555 0>, <&pdc 556 0>, <&pdc 557 0>, <&pdc 631 0>, + <&pdc 638 0>, <&pdc 559 0>, <&pdc 560 0>, <&pdc 561 0>, + <&pdc 562 0>, <&pdc 563 0>, <&pdc 564 0>, <&pdc 565 0>, + <&pdc 566 0>, <&pdc 570 0>, <&pdc 571 0>, <&pdc 572 0>, + <&pdc 573 0>, <&pdc 609 0>, <&pdc 610 0>, <&pdc 611 0>, + <&pdc 612 0>, <&pdc 613 0>, <&pdc 614 0>, <&pdc 615 0>, + <&pdc 617 0>, <&pdc 618 0>, <&pdc 619 0>, <&pdc 620 0>, + <&pdc 621 0>, <&pdc 622 0>, <&pdc 623 0>; + interrupt-names = "summary-irq", + "gpio1", "gpio3", "gpio5", "gpio10", + "gpio11", "gpio20", "gpio22", "gpio24", + "gpio26", "gpio30", "gpio31", "gpio31", + "gpio32", "gpio34", "gpio36", "gpio37", + "gpio38", "gpio39", "gpio40", "gpio41", + "gpio41", "gpio43", "gpio44", "gpio46", + "gpio48", "gpio49", "gpio49", "gpio52", + "gpio53", "gpio54", "gpio56", "gpio57", + "gpio58", "gpio59", "gpio60", "gpio61", + "gpio62", "gpio63", "gpio64", "gpio66", + "gpio68", "gpio71", "gpio73", "gpio77", + "gpio78", "gpio79", "gpio80", "gpio84", + "gpio85", "gpio86", "gpio88", "gpio89", + "gpio89", "gpio91", "gpio92", "gpio95", + "gpio96", "gpio97", "gpio101", "gpio103", + "gpio104", "gpio115", "gpio116", "gpio117", + "gpio118", "gpio119", "gpio120", "gpio121", + "gpio122", "gpio123", "gpio124", "gpio125", + "gpio127", "gpio128", "gpio129", "gpio130", + "gpio132", "gpio133", "gpio145"; qup9_active: qup9-active { mux { -- The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project