Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp1053780imm; Fri, 17 Aug 2018 11:01:08 -0700 (PDT) X-Google-Smtp-Source: AA+uWPz0GflTdXidKokT/hHTQhwQI4FlbdYrFpiPyMGsYdI3Hgz7VnNs4c0JEeQFDnuPu9y9HOnV X-Received: by 2002:a17:902:b784:: with SMTP id e4-v6mr4552354pls.204.1534528868265; Fri, 17 Aug 2018 11:01:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1534528868; cv=none; d=google.com; s=arc-20160816; b=v8NfGL1MXMLMdaJk4mVyxgHAWkIhoj8BDMT6bLsRmifsGayd3CMOYWB88shS4whqQY QfZT/8N6hfmv677cCR58Pm+UqorVDyyYdnaaz5vQYOB79iBnEaTZ2g5xVBVQNJgAF/jA GV3mXNlZvymAEbYvPIUvqyYJ0MXwvHgXkYynYLYKcuJ4FQ49VVpw2J+IfuY6aC8xoGJ6 tiZNGWODEvLkHIOLzLVetBCDZZeOV4bnqSKHQAR5A1i7IWPLCKy/CVymfq5chC03/Mhd VlWdJcs7EDU9gqqYXFKS4r3OYVKjKnVSoWU/fqJrZBXbyRFsAUlT1MYUBGoJVzCd84Gf yaQA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:subject:cc:to:from:date :arc-authentication-results; bh=zuML+Uoeu3BiylPZNVCmA0KAM/eHcxoCb3Arb27i7mQ=; b=PwtfEgM4Fo+w5H6L/XPomkpQrEyH7v+U5cA0Px9eO+luDnkhtfMeSKvzslBIqYG+Ja mpo4wlFWdqWKPSoko4gvbbS00Gn0rmiuCMwxg513i27+C0Wji/81cRhc54YECopGtixn 7BQD5nc0raw90mjEOfmqzcLXkN7TNd+4rEmResMNpBBau5umpoSLilVfSqxGdiWCXlN7 qcD6GK267eroW0moUVL/DhaFn64urqR97NQr5mOTjF54+Wb0BHqCEcgYlsFR6DDiZG9G db2KL8bneTcY0rvRUYljkKO+5jjdb/y4cLDx0NXksBvY5lcHphmT5WRK31GezW8aMDom Vsbw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t10-v6si2310348pgn.370.2018.08.17.11.00.53; Fri, 17 Aug 2018 11:01:08 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727870AbeHQVDh (ORCPT + 99 others); Fri, 17 Aug 2018 17:03:37 -0400 Received: from mail.bootlin.com ([62.4.15.54]:57584 "EHLO mail.bootlin.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727160AbeHQVDh (ORCPT ); Fri, 17 Aug 2018 17:03:37 -0400 Received: by mail.bootlin.com (Postfix, from userid 110) id E7F9E215D2; Fri, 17 Aug 2018 19:59:14 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on mail.bootlin.com X-Spam-Level: X-Spam-Status: No, score=-1.0 required=5.0 tests=ALL_TRUSTED,SHORTCIRCUIT shortcircuit=ham autolearn=disabled version=3.4.0 Received: from bbrezillon (91-160-177-164.subs.proxad.net [91.160.177.164]) by mail.bootlin.com (Postfix) with ESMTPSA id 828BF20763; Fri, 17 Aug 2018 19:59:04 +0200 (CEST) Date: Fri, 17 Aug 2018 19:59:03 +0200 From: Boris Brezillon To: Naga Sureshkumar Relli Cc: , , , , , , , , , , , , Subject: Re: [LINUX PATCH v10 2/2] mtd: rawnand: arasan: Add support for Arasan NAND Flash Controller Message-ID: <20180817195903.49963b25@bbrezillon> In-Reply-To: <1534511964-20342-3-git-send-email-naga.sureshkumar.relli@xilinx.com> References: <1534511964-20342-1-git-send-email-naga.sureshkumar.relli@xilinx.com> <1534511964-20342-3-git-send-email-naga.sureshkumar.relli@xilinx.com> X-Mailer: Claws Mail 3.15.0-dirty (GTK+ 2.24.31; x86_64-pc-linux-gnu) MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Naga, On Fri, 17 Aug 2018 18:49:24 +0530 Naga Sureshkumar Relli wrote: > +static int anfc_exec_op_cmd(struct nand_chip *chip, > + const struct nand_subop *subop) > +{ > + const struct nand_op_instr *instr; > + struct anfc_op nfc_op = {}; > + struct anfc_nand_chip *achip = to_anfc_nand(chip); > + struct anfc_nand_controller *nfc = to_anfc(chip->controller); > + struct mtd_info *mtd = nand_to_mtd(chip); > + u32 addrcycles; > + unsigned int op_id, len = 0; > + bool reading; > + > + anfc_parse_instructions(chip, subop, &nfc_op); > + instr = nfc_op.data_instr; > + op_id = nfc_op.data_instr_idx; > + if (nfc_op.data_instr) > + len = nand_subop_get_data_len(subop, op_id); > + > + /* > + * The switch case is to prepare a command and to set page/column > + * address. Arasan NAND controller has program register(Off: 0x10)), > + * which needs to be set for every command. > + * Ex: When NAND_CMD_RESET is issued, then we need to set reset bit > + * in program_register. etc.. > + */ > + switch (nfc_op.cmnds[0]) { > + case NAND_CMD_SEQIN: > + addrcycles = achip->raddr_cycles + achip->caddr_cycles; > + > + anfc_prepare_cmd(nfc, nfc_op.cmnds[0], NAND_CMD_PAGEPROG, 1, > + mtd->writesize, addrcycles); > + anfc_setpagecoladdr(nfc, nfc_op.row, nfc_op.col); > + break; > + case NAND_CMD_READOOB: > + nfc_op.col += mtd->writesize; > + case NAND_CMD_READ0: > + case NAND_CMD_READ1: > + addrcycles = achip->raddr_cycles + achip->caddr_cycles; > + anfc_prepare_cmd(nfc, NAND_CMD_READ0, NAND_CMD_READSTART, 1, > + mtd->writesize, addrcycles); > + anfc_setpagecoladdr(nfc, nfc_op.row, nfc_op.col); > + if (!nfc_op.data_instr) > + return 0; > + > + anfc_read_data_op(mtd, instr->ctx.data.buf.in, len); > + break; > + case NAND_CMD_RNDOUT: > + anfc_prepare_cmd(nfc, nfc_op.cmnds[0], NAND_CMD_RNDOUTSTART, 1, > + mtd->writesize, 2); > + anfc_setpagecoladdr(nfc, nfc_op.row, nfc_op.col); > + nfc->prog = PROG_PGRD; > + break; > + case NAND_CMD_PARAM: > + anfc_prepare_cmd(nfc, nfc_op.cmnds[0], 0, 0, 0, 1); > + anfc_setpagecoladdr(nfc, nfc_op.row, nfc_op.col); > + nfc->prog = PROG_RDPARAM; > + break; > + case NAND_CMD_READID: > + anfc_prepare_cmd(nfc, nfc_op.cmnds[0], 0, 0, 0, 1); > + anfc_setpagecoladdr(nfc, nfc_op.row, nfc_op.col); > + nfc->prog = PROG_RDID; > + break; > + case NAND_CMD_GET_FEATURES: > + anfc_prepare_cmd(nfc, nfc_op.cmnds[0], 0, 0, 0, 1); > + anfc_setpagecoladdr(nfc, nfc_op.row, nfc_op.col); > + nfc->prog = PROG_GET_FEATURE; > + break; > + case NAND_CMD_SET_FEATURES: > + anfc_prepare_cmd(nfc, nfc_op.cmnds[0], 0, 0, 0, 1); > + anfc_setpagecoladdr(nfc, nfc_op.row, nfc_op.col); > + nfc->prog = PROG_SET_FEATURE; > + break; > + case NAND_CMD_ERASE1: > + anfc_erase_function(chip, nfc_op); > + break; > + default: > + break; > + } Looks like you have one of these smart controllers where everything is hardcoded and new commands (like vendor specific commands) can't be supported, and we're back to abusing ->exec_op(), just like ->cmdfunc() was abused. Don't you have a way to send raw CMD/ADDR/DATA cycles? If not, then we'll have to consider other options, because I don't want to go back to the situation we are in with ->cmdfunc(). Maybe I already asked, but is there a public spec for this IP? Thanks, Boris