Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp5359816imm; Tue, 21 Aug 2018 10:21:15 -0700 (PDT) X-Google-Smtp-Source: AA+uWPxV46af2Ke7zS52E5iPgvx3LR1pNKozwJ+3l03YjuZi7I7BDDsJ5gGySuS77a+cRGsesqgh X-Received: by 2002:a65:4147:: with SMTP id x7-v6mr11370447pgp.220.1534872075659; Tue, 21 Aug 2018 10:21:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1534872075; cv=none; d=google.com; s=arc-20160816; b=LXicxJOsFkDXLNO2oIQsc1kaVhCAWqXqFWTnKm5H6c1Ki0A8vyrA7W5iuTW5vjqUvp PPNfYC36EEawRNgPq50l8BylNfFNHGDl9xlusLTWN9V3C+mPdhuKnND+Cq3vtJg8qEVQ Fgob348eSA87ye6j7hjK3GFtwV8D0IDYaUoqXi6RmzBc13K50wQSBdG5q3zHmpQCowRs bHISn4/r3ZdcPEN2ReOK9+Q9JGia4fPapOEgb8VMGSEKf1dAo9188cc78TYTcOCz6Zb0 vNH2zXScENrs9NCoTz7hXSDCpF0+O0F+48Mbqwvzwk8Ft7HYPAw9B7rf1uPjgjhS+hA1 0B1g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=6VZK2eVXiXpHeoFyayU1uTFkj/6anMKLeptcOJ9wiM8=; b=u5cNLAY5+frDdgYmhhcpD13+XBZzuqpG0O4LseQFnnOYybAeECFXaaffMuPsKP6H4v G5SOnN8DQlt+ALbpqxPsZ2n5tCHhspskK60kZgaWa4tbuQyxKgCXuYB+nFbBaln03nDN GRIxQAOS0CqhEADv6GzccDN/uaHsheF5zg0i4kAhTxGORgm88LqqkT77XT9mByH4MPIE sCc3JQ06KIeHtqPPlxmQwNcnb+RFn2cZC1BkJWdoSEaYEVr9YECpOKVxq3CSEKROcukF X5MePmi8ZOujVYDHbpznVw2yWBgpG4tDH5mFGDh/fVCCPkV2aFmxE3i952fN18S8DTT2 Hg0Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@crapouillou.net header.s=mail header.b=ndOeMtVu; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=crapouillou.net Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c16-v6si8326832pls.63.2018.08.21.10.21.00; Tue, 21 Aug 2018 10:21:15 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@crapouillou.net header.s=mail header.b=ndOeMtVu; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=crapouillou.net Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727735AbeHUUjx (ORCPT + 99 others); Tue, 21 Aug 2018 16:39:53 -0400 Received: from outils.crapouillou.net ([89.234.176.41]:39720 "EHLO crapouillou.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726715AbeHUUjx (ORCPT ); Tue, 21 Aug 2018 16:39:53 -0400 From: Paul Cercueil To: Thomas Gleixner , Daniel Lezcano , Rob Herring , Thierry Reding , Mark Rutland , Ralf Baechle , Paul Burton , Jonathan Corbet Cc: od@zcrc.me, Mathieu Malaterre , linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-watchdog@vger.kernel.org, linux-mips@linux-mips.org, linux-doc@vger.kernel.org, linux-clk@vger.kernel.org, Paul Cercueil Subject: [PATCH v7 22/24] MIPS: CI20: Reduce system timer and clocksource to 3 MHz Date: Tue, 21 Aug 2018 19:18:46 +0200 Message-Id: <20180821171846.23050-1-paul@crapouillou.net> In-Reply-To: <20180821171635.22740-1-paul@crapouillou.net> References: <20180821171635.22740-1-paul@crapouillou.net> DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=crapouillou.net; s=mail; t=1534871930; bh=6VZK2eVXiXpHeoFyayU1uTFkj/6anMKLeptcOJ9wiM8=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References; b=ndOeMtVu9j3bSqMKi2MtlpqTZM+W4hCbNxJ1RY/8ViTbYe4WGWWcPojACW9qJ479ZeIg8EuslBGFXeLxrwDWsdmph/qmISuC33VibCdfAVaqV6SJ5mgVzGAuhtMgRtV0pkiMZEbE5g9wHCFc6lbmqCRn/NCaAEM8qXKzmSBPe84= Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The default clock (48 MHz) is too fast for the system timer, which fails to report time accurately. Signed-off-by: Paul Cercueil --- Notes: v5: New patch v6: Set also the rate for the clocksource channel's clock v7: No change arch/mips/boot/dts/ingenic/ci20.dts | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/arch/mips/boot/dts/ingenic/ci20.dts b/arch/mips/boot/dts/ingenic/ci20.dts index 50cff3cbcc6d..f64d32443097 100644 --- a/arch/mips/boot/dts/ingenic/ci20.dts +++ b/arch/mips/boot/dts/ingenic/ci20.dts @@ -238,3 +238,9 @@ bias-disable; }; }; + +&tcu { + /* 3 MHz for the system timer and clocksource */ + assigned-clocks = <&tcu TCU_CLK_TIMER0>, <&tcu TCU_CLK_TIMER1>; + assigned-clock-rates = <3000000>, <3000000>; +}; -- 2.11.0