Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp7123896imm; Tue, 28 Aug 2018 06:51:16 -0700 (PDT) X-Google-Smtp-Source: ANB0VdbHDZpbA4uDtZqJqfnO89iqM5QtGmFTltmpUcV8TWmjQSDp59aEWfcukMhqaxeZd+kcpu+1 X-Received: by 2002:a63:6f09:: with SMTP id k9-v6mr1654540pgc.360.1535464275987; Tue, 28 Aug 2018 06:51:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1535464275; cv=none; d=google.com; s=arc-20160816; b=PmlHiUw8EYAM+N4IVW9qjbNVN7bLzKuuxnL3BwuUa4g2Dhel8BBWtpmiLoAq//LwfJ s9VRgHbGV3Pwmcplp9vcZUW11hAhTMBPG5wrzPOP9yeIugQNnblE4wbtkaSJF6Ktf7mZ rlPLDmkuY/AX1/pCT9pxQyuurzXoxxLMNA7NKZwOPTn9hp3d1RqspwS49t/ONyyUBSnw am9kbOE3S0OyWh+qECxqe/YHZfLEMSZSjhOcOOGkIwmW6VNoeGtm5f9lScRjFsC14JJ6 kfvqhqCfRBW5jBg10kAZiWqWtIvPxwG61UnNNNPfzOMkdt2Ihxym7xGXUlAm8+1poPRl RaWw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:arc-authentication-results; bh=NqdeXQxK8PvrON0bGUTk3TSHrlol0w7RhKMAo8EzKUE=; b=0ZReuFU8i2hqyXO3OUUlV1kic/0NqNkW6dG3twpNUD+b58RhI/y5JXYxGMcVUBPW+5 /yxpy6nqx5o8B9oBsZ15NYyAd3wE3Hd0aJSr2CsZSj67069KQLIJxVqgrWwmi3y8ubAA u6SefWNlZyB53Nw3Vy7/3/ywRF6DbdkO2xV1oIoz/9p39kj4RcpeLRCiZ4rmnaGDA5gI mm1FtMNLLeAOL+O6+jIxBbsWRe0BYTbG2DsGtSEt5BxU5EBV1Z1pcf06dWhYnZlh7vt3 qVW6hfWfHvr9b7eiipMrx6zlZlc023feFBmdoEwSsaOLSRXf1SWmV06rGUXvl9gtPduc 1Wuw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m11-v6si1135811pla.45.2018.08.28.06.50.59; Tue, 28 Aug 2018 06:51:15 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728274AbeH1Rjz (ORCPT + 99 others); Tue, 28 Aug 2018 13:39:55 -0400 Received: from mga09.intel.com ([134.134.136.24]:61208 "EHLO mga09.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726181AbeH1Rjy (ORCPT ); Tue, 28 Aug 2018 13:39:54 -0400 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga001.jf.intel.com ([10.7.209.18]) by orsmga102.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 28 Aug 2018 06:48:09 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.53,299,1531810800"; d="scan'208";a="85609940" Received: from marshy.an.intel.com ([10.122.105.159]) by orsmga001.jf.intel.com with ESMTP; 28 Aug 2018 06:48:07 -0700 From: richard.gong@linux.intel.com To: gregkh@linuxfoundation.org, catalin.marinas@arm.com, will.deacon@arm.com, dinguyen@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com, atull@kernel.org, mdf@kernel.org, arnd@arndb.de, corbet@lwn.net Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-fpga@vger.kernel.org, linux-doc@vger.kernel.org, yves.vandervennet@linux.intel.com, richard.gong@intel.com Subject: [PATCHv8 1/9] dt-bindings, firmware: add Intel Stratix10 service layer binding Date: Tue, 28 Aug 2018 08:50:37 -0500 Message-Id: <1535464245-11638-2-git-send-email-richard.gong@linux.intel.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1535464245-11638-1-git-send-email-richard.gong@linux.intel.com> References: <1535464245-11638-1-git-send-email-richard.gong@linux.intel.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Richard Gong Add a device tree binding for the Intel Stratix10 service layer driver Signed-off-by: Richard Gong Signed-off-by: Alan Tull Reviewed-by: Rob Herring Acked-by: Moritz Fischer --- v2: change to put service layer driver node under the firmware node change compatible to "intel, stratix10-svc" v3: no change v4: add Rob's Reviewed-by v5: no change v6: add Moritz's Acked-by v7: no change v8: no change --- .../bindings/firmware/intel,stratix10-svc.txt | 57 ++++++++++++++++++++++ 1 file changed, 57 insertions(+) create mode 100644 Documentation/devicetree/bindings/firmware/intel,stratix10-svc.txt diff --git a/Documentation/devicetree/bindings/firmware/intel,stratix10-svc.txt b/Documentation/devicetree/bindings/firmware/intel,stratix10-svc.txt new file mode 100644 index 0000000..1fa6606 --- /dev/null +++ b/Documentation/devicetree/bindings/firmware/intel,stratix10-svc.txt @@ -0,0 +1,57 @@ +Intel Service Layer Driver for Stratix10 SoC +============================================ +Intel Stratix10 SoC is composed of a 64 bit quad-core ARM Cortex A53 hard +processor system (HPS) and Secure Device Manager (SDM). When the FPGA is +configured from HPS, there needs to be a way for HPS to notify SDM the +location and size of the configuration data. Then SDM will get the +configuration data from that location and perform the FPGA configuration. + +To meet the whole system security needs and support virtual machine requesting +communication with SDM, only the secure world of software (EL3, Exception +Layer 3) can interface with SDM. All software entities running on other +exception layers must channel through the EL3 software whenever it needs +service from SDM. + +Intel Stratix10 service layer driver, running at privileged exception level +(EL1, Exception Layer 1), interfaces with the service providers and provides +the services for FPGA configuration, QSPI, Crypto and warm reset. Service layer +driver also manages secure monitor call (SMC) to communicate with secure monitor +code running in EL3. + +Required properties: +------------------- +The svc node has the following mandatory properties, must be located under +the firmware node. + +- compatible: "intel,stratix10-svc" +- method: smc or hvc + smc - Secure Monitor Call + hvc - Hypervisor Call +- memory-region: + phandle to the reserved memory node. See + Documentation/devicetree/bindings/reserved-memory/reserved-memory.txt + for details + +Example: +------- + + reserved-memory { + #address-cells = <2>; + #size-cells = <2>; + ranges; + + service_reserved: svcbuffer@0 { + compatible = "shared-dma-pool"; + reg = <0x0 0x0 0x0 0x1000000>; + alignment = <0x1000>; + no-map; + }; + }; + + firmware { + svc { + compatible = "intel,stratix10-svc"; + method = "smc"; + memory-region = <&service_reserved>; + }; + }; -- 2.7.4