Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp116876imm; Tue, 28 Aug 2018 17:42:49 -0700 (PDT) X-Google-Smtp-Source: ANB0VdYoP4CW5mh4mQypacygNtLA316FJCpp7In5HxeoTAPO6EjtXE0wl8uZ3Swd6cFi3dR5ojEI X-Received: by 2002:a17:902:2006:: with SMTP id n6-v6mr3627925pla.325.1535503369039; Tue, 28 Aug 2018 17:42:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1535503369; cv=none; d=google.com; s=arc-20160816; b=P89P6ooZa7mqosB3KuXVxWugqmT/hLlAjnHDrybxfuVM9+hBi946CNcqINcPHjge2j kaW//9UrkDCXEgqC7TxbkT8Opof9UamUrvkFDX3k7JXnhBpa9fjjovDHb7d08JeQcm3w imiNn3HVB7izoRLT0lchPa/k6wYVYe/5BgHRM9TUIjrNQE2qFQepoKjd6sGiTEISt1OW Ixyv2Pc7W69Vgg+7NmyV6kZFIwn64fLvJUwm9gE0zeXGGsBe/eukaAvFfz0Tz78YBTlQ UVlfShCB7BoLjc8dihU9IbRie1+gg1ovuckoYvrnovBg/bx+LF6zZVoKjI6gJU6SzAdS K3Lg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:arc-authentication-results; bh=y3F/1L89+peaLfjmgMvkoCRzSlbdBvnrDYYc5739lGI=; b=CrxB19G2MoqxAmTTh2xyFZmIH04uAXW71nDqXN96ld/alM40NzLtoz9DWfFWIFEXla Kz0E5kpNWx6hr5t+ueY0jRwAVMp5SkunT5FxrkOSyTRMK2x4L5eiV8w1AOxnu+H+RkM7 qUBHy8B2adYPppUSQezA8PndFgw55/c+r9dP7rnEOQSYrmTQnD3AQwmsZqtnSw4BaCQP gBHyfsTKSOHgd9vCGEkbIJPVNu6h4FivNBpTYW00pScap5yNkV15UVsTrAS1NUrl3I8w I9yzOykFJsZOZc1fPlLYU6DOZ1h0vjIEua5y4T2gdSKWV9s0IOdwJMAzzJqcWJe+P1XY 90WQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h17-v6si2358575pgj.214.2018.08.28.17.42.32; Tue, 28 Aug 2018 17:42:49 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727359AbeH2Efg (ORCPT + 99 others); Wed, 29 Aug 2018 00:35:36 -0400 Received: from mail-oi0-f68.google.com ([209.85.218.68]:32959 "EHLO mail-oi0-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726889AbeH2Efg (ORCPT ); Wed, 29 Aug 2018 00:35:36 -0400 Received: by mail-oi0-f68.google.com with SMTP id 8-v6so6226075oip.0; Tue, 28 Aug 2018 17:41:24 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=y3F/1L89+peaLfjmgMvkoCRzSlbdBvnrDYYc5739lGI=; b=DeYFIyMRKYhk5P/wjUReh5/gXZ0nmyP8KOgIDPDxVyZwWfyBTAZQrrHcISTcNvayMb Yw5AAbZE+e42HJpfUCLC+eqomco98v2kwBljzu3ERnDvx4T0wtzGmHv/zGzDAbUq7tc/ gLHpqUxfPxixfKvmKbgMlZ+3/45G9pXn3++fDFdFuo11aEPnN5faiMgMWtmmwAJUBuai SVNruymjj0iykrTe121hy3xGxY48u09DWEwwszngF7aSB/7NtKdG2lH/mQ7hnf6Mrrwq aS9z7TEriS/ZuJwvOZhJSX63ZuBIevdtOSiBBwpQ1+sb4mbpZuMlMfITB7zAZF7IrALW 0LMQ== X-Gm-Message-State: APzg51CuVoaibArngRjuY0l1XF4EQvkq3sLHsKTlK0TRNGfpjLJhu1qy w+Cq95fMr/WM7mjHm+m4ew== X-Received: by 2002:aca:4d0a:: with SMTP id a10-v6mr467019oib.175.1535503284008; Tue, 28 Aug 2018 17:41:24 -0700 (PDT) Received: from localhost (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.gmail.com with ESMTPSA id o125-v6sm3668047oig.44.2018.08.28.17.41.23 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Tue, 28 Aug 2018 17:41:23 -0700 (PDT) Date: Tue, 28 Aug 2018 19:41:22 -0500 From: Rob Herring To: Hanjie Lin Cc: Jerome Brunet , Bjorn Helgaas , Yue Wang , Kevin Hilman , linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-amlogic@lists.infradead.org, Yixun Lan , Liang Yang , Jianxin Pan , Qiufang Dai , Jian Hu , devicetree@vger.kernel.org Subject: Re: [PATCH v2 1/2] dt-bindings: PCI: meson: add DT bindings for Amlogic Meson PCIe controller Message-ID: <20180829004122.GA25928@bogus> References: <1535096165-45827-1-git-send-email-hanjie.lin@amlogic.com> <1535096165-45827-2-git-send-email-hanjie.lin@amlogic.com> <8c48964151d24758298ba935da336c0829e2b287.camel@baylibre.com> <11d7547b-feb4-6ecb-cef3-db46ce8ee2ef@amlogic.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <11d7547b-feb4-6ecb-cef3-db46ce8ee2ef@amlogic.com> User-Agent: Mutt/1.9.4 (2018-02-28) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Aug 27, 2018 at 04:55:20PM +0800, Hanjie Lin wrote: > > > On 2018/8/24 16:22, Jerome Brunet wrote: > > On Fri, 2018-08-24 at 15:36 +0800, Hanjie Lin wrote: > >> From: Yue Wang > >> > >> The Amlogic Meson PCIe host controller is based on the Synopsys DesignWare > >> PCI core. This patch adds documentation for the DT bindings in Meson PCIe > >> controller. > >> > >> Signed-off-by: Yue Wang > >> Signed-off-by: Hanjie Lin > >> --- > >> .../devicetree/bindings/pci/amlogic,meson-pcie.txt | 63 ++++++++++++++++++++++ > >> 1 file changed, 63 insertions(+) > >> create mode 100644 Documentation/devicetree/bindings/pci/amlogic,meson-pcie.txt > >> > >> diff --git a/Documentation/devicetree/bindings/pci/amlogic,meson-pcie.txt b/Documentation/devicetree/bindings/pci/amlogic,meson-pcie.txt > >> new file mode 100644 > >> index 0000000..8a831d1 > >> --- /dev/null > >> +++ b/Documentation/devicetree/bindings/pci/amlogic,meson-pcie.txt > >> @@ -0,0 +1,63 @@ > >> +Amlogic Meson AXG DWC PCIE SoC controller > >> + > >> +Amlogic Meson PCIe host controller is based on the Synopsys DesignWare PCI core. > >> +It shares common functions with the PCIe DesignWare core driver and > >> +inherits common properties defined in > >> +Documentation/devicetree/bindings/pci/designware-pci.txt. > >> + > >> +Additional properties are described here: > >> + > >> +Required properties: > >> +- compatible: > >> + should contain "amlogic,axg-pcie" to identify the core. > >> +- reg: > >> + Should contain the configuration address space. > >> +- reg-names: Must be > >> + - "elbi" External local bus interface registers > >> + - "cfg" Meson specific registers > >> + - "config" PCIe configuration space > >> +- reset-gpios: The GPIO to generate PCIe PERST# assert and deassert signal. > >> +- clocks: Must contain an entry for each entry in clock-names. > >> +- clock-names: Must include the following entries: > >> + - "pclk" PCIe GEN 100M PLL clock > >> + - "port" PCIe_x(A or B) RC clock gate > >> + - "general" PCIe Phy clock > >> + - "mipi" PCIe_x(A or B) 100M ref clock gate > >> +- resets: phandle to the reset lines. > >> +- reset-names: must contain "phy" and "peripheral" > >> + - "port" Port A or B reset > >> + - "apb" APB reset > > > > The above description is not coherent (phy <=> port) > > > > Yes, this should be port and apb here. > We'll integrate phy driver into ctrl driver, and move phy reset to here also. Why? That's the wrong thing to do if they are separate h/w blocks. You can do whatever you like in the drivers, but the DT should reflect the h/w. Rob