Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp277404imm; Wed, 29 Aug 2018 21:15:47 -0700 (PDT) X-Google-Smtp-Source: ANB0VdbKOfwA4ZWS6zM3jT6pCwOaRN0FX6l30VqpH/nHG2Pm0ALWVUAHF4akM3Y5oG7g967N7b4C X-Received: by 2002:a63:cc04:: with SMTP id x4-v6mr7957931pgf.33.1535602547676; Wed, 29 Aug 2018 21:15:47 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1535602547; cv=none; d=google.com; s=arc-20160816; b=xLq1ZRc7j7yuW5vpqfnppuAdRZLQQwIWIESiSsKeIIYE052YYiWbbfMaT+veI84foy G0laz5sDRzi/vzx/Kg19rglC+8bmokEDeECCVwCYmjtIlGwG0R3NI0n3WO6IRNJ4Qyp0 aC7e/oftjYw1M3sGF6rCodS4s7gXAT7R/fDOslKpYd45jsCQ02o44aignHssdNYG+tHb GdBhLx+mDQrUE0v0zrMOIzjU9ZGV39LxkUsNoQBUL3/0ySOTaYKR3gZSlrMDHeZXWuhZ vxCyNPqzrHrroiWO5aIsQ2AVH8nEtrSA7La7u6Sbb7iyAmlfoJG2XjeLzmkwK0aibMyp PYCQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :arc-authentication-results; bh=wkqYoCy9Gvrgl7xecmmERH8qhC43uEsMbRacJzMFK0Q=; b=fcqEDuO3bKskugc7nuD7786WwH9tdxTo4EterultS5tRpETjfohku7Z5bcbZu2kxKn SoVJifAmyNdpyZMoHOLC00PZ0rDxxEvfu3OqMyydi/zcsL8d6HywG1xRfFVeMbwZpAY/ gHMJN22dLqWUi1aKL7/S+VIH34f4Iv16CI7PSCPu+KLjwH5bEXHzQp5troSkMwsfsKWt QTC2ufkcpD7omiaic8jbbdPYvAdLf5C2v8fQKhiI2/auJ6XBk1iNaXmU9y5/aYz0jbH2 8oNH6fhoCIL0lzWP+zh6zOodiVaK9P6K7WbyAocGkDYVE3BSNE6+ee4LHHDpBbNFHzHd oRSA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d2-v6si5506716pla.307.2018.08.29.21.15.09; Wed, 29 Aug 2018 21:15:47 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727612AbeH3IKO (ORCPT + 99 others); Thu, 30 Aug 2018 04:10:14 -0400 Received: from mail-pg1-f194.google.com ([209.85.215.194]:42310 "EHLO mail-pg1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727193AbeH3IKN (ORCPT ); Thu, 30 Aug 2018 04:10:13 -0400 Received: by mail-pg1-f194.google.com with SMTP id y4-v6so3286341pgp.9; Wed, 29 Aug 2018 21:10:03 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=wkqYoCy9Gvrgl7xecmmERH8qhC43uEsMbRacJzMFK0Q=; b=mHz2b7h60thzvJluaZvw1b6e2RAiU8kybqEkJoYRvA1kIZLUv2iUhqAfksSK8d9ble FZFXvr/4AH5P+sShHmKfvzoOeE+fy4gPD7tY8PVGwexQpmiLdFAB5gW0RRFOEU28gzXI KjOY83LeXaSLjErcgRe3RwVVnZd3VYzFp861J6xLw/yP59mB8W2ej2f88RbqHPZxEQLW WzarrSVseLr5cvR493Kc765IMhR/szz7l7inxTXmWvUCuQfs+O6XxvE2zlGWYJt72P1q mUQP7nnuIu2YTHUfO0UHgLp1u0bIzX+GYrUxEj2lFcwg6nMRobS06eORtv8uFukljX62 qksA== X-Gm-Message-State: APzg51CPETzsZcGHP+i08Y40LLuYnkeZnHjZQAII1iQx+Pb36izJF9in LrcUOYoYRvVZlAi2ojVb89TvGDwedEs25TxB X-Received: by 2002:a63:bc0a:: with SMTP id q10-v6mr8097400pge.60.1535602202781; Wed, 29 Aug 2018 21:10:02 -0700 (PDT) Received: from szlin-TW ([122.146.92.136]) by smtp.gmail.com with ESMTPSA id h69-v6sm10297527pfh.13.2018.08.29.21.10.02 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Wed, 29 Aug 2018 21:10:02 -0700 (PDT) Received: from root by szlin-TW with local (Exim 4.91) (envelope-from ) id 1fvEHR-00065f-7U; Thu, 30 Aug 2018 12:10:01 +0800 From: =?UTF-8?q?SZ=20Lin=20=28=E6=9E=97=E4=B8=8A=E6=99=BA=29?= To: linux-kernel@vger.kernel.org Cc: devicetree@vger.kernel.org, linux-omap@vger.kernel.org, Mark Rutland , Rob Herring , Tony Lindgren , =?UTF-8?q?Beno=C3=AEt=20Cousson?= , =?UTF-8?q?SZ=20Lin=20=28=E6=9E=97=E4=B8=8A=E6=99=BA=29?= , Wes Huang , Fero JD Zhou Subject: [PATCH 1/3] ARM: dts: am335x: add common file for UC-2100 series Date: Thu, 30 Aug 2018 12:09:27 +0800 Message-Id: <20180830040929.23357-2-sz.lin@moxa.com> X-Mailer: git-send-email 2.19.0.rc1 In-Reply-To: <20180830040929.23357-1-sz.lin@moxa.com> References: <20180830040929.23357-1-sz.lin@moxa.com> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The UC-2100 series consists many boards with different peripheral devices and wireless modules, hence we fetch common items and create a common dtsi file to increase reusability. All boards in UC-2100 series will include this common dtsi file. Signed-off-by: Wes Huang (黃淵河) Signed-off-by: Fero JD Zhou (周俊達) Signed-off-by: SZ Lin (林上智) --- .../boot/dts/am335x-moxa-uc-2100-common.dtsi | 249 ++++++++++++++++++ 1 file changed, 249 insertions(+) create mode 100644 arch/arm/boot/dts/am335x-moxa-uc-2100-common.dtsi diff --git a/arch/arm/boot/dts/am335x-moxa-uc-2100-common.dtsi b/arch/arm/boot/dts/am335x-moxa-uc-2100-common.dtsi new file mode 100644 index 000000000000..14f781953475 --- /dev/null +++ b/arch/arm/boot/dts/am335x-moxa-uc-2100-common.dtsi @@ -0,0 +1,249 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2018 MOXA Inc. - https://www.moxa.com/ + * + * Authors: SZ Lin (林上智) + * Wes Huang (黃淵河) + * Fero JD Zhou (周俊達) + */ + +#include "am33xx.dtsi" + +/ { + vbat: vbat-regulator { + compatible = "regulator-fixed"; + }; + + /* Power supply provides a fixed 3.3V @3A */ + vmmcsd_fixed: vmmcsd-regulator { + compatible = "regulator-fixed"; + regulator-name = "vmmcsd_fixed"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + }; + + buttons: push_button { + compatible = "gpio-keys"; + }; +}; + +&am33xx_pinmux { + pinctrl-names = "default"; + + i2c0_pins: pinmux_i2c0_pins { + pinctrl-single,pins = < + AM33XX_IOPAD(0x988, PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_sda.i2c0_sda */ + AM33XX_IOPAD(0x98c, PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_scl.i2c0_scl */ + >; + }; + + push_button_pins: pinmux_push_button { + pinctrl-single,pins = < + AM33XX_IOPAD(0x8e4, PIN_INPUT_PULLDOWN | MUX_MODE7) /* lcd_hsync.gpio2_23 */ + >; + }; + + uart0_pins: pinmux_uart0_pins { + pinctrl-single,pins = < + AM33XX_IOPAD(0x970, PIN_INPUT_PULLUP | MUX_MODE0) /* uart0_rxd.uart0_rxd */ + AM33XX_IOPAD(0x974, PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* uart0_txd.uart0_txd */ + >; + }; + + davinci_mdio_default: davinci_mdio_default { + pinctrl-single,pins = < + /* MDIO */ + AM33XX_IOPAD(0x948, PIN_INPUT_PULLUP | SLEWCTRL_FAST | MUX_MODE0) /* mdio_data.mdio_data */ + AM33XX_IOPAD(0x94c, PIN_OUTPUT_PULLUP | MUX_MODE0) /* mdio_clk.mdio_clk */ + >; + }; + + mmc1_pins_default: pinmux_mmc1_pins { + pinctrl-single,pins = < + /* eMMC */ + AM33XX_IOPAD(0x800, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad12.mmc1_dat0 */ + AM33XX_IOPAD(0x804, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad13.mmc1_dat1 */ + AM33XX_IOPAD(0x808, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad14.mmc1_dat2 */ + AM33XX_IOPAD(0x80c, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad15.mmc1_dat3 */ + AM33XX_IOPAD(0x810, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad8.mmc1_dat4 */ + AM33XX_IOPAD(0x814, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad9.mmc1_dat5 */ + AM33XX_IOPAD(0x818, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad10.mmc1_dat6 */ + AM33XX_IOPAD(0x81c, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad11.mmc1_dat7 */ + AM33XX_IOPAD(0x884, PIN_INPUT_PULLUP | MUX_MODE2) /* gpmc_csn2.mmc1_cmd */ + AM33XX_IOPAD(0x880, PIN_INPUT_PULLUP | MUX_MODE2) /* gpmc_csn1.mmc1_clk */ + >; + }; + + spi0_pins: pinmux_spi0 { + pinctrl-single,pins = < + AM33XX_IOPAD(0x950, PIN_INPUT_PULLUP | MUX_MODE0) /* spi0_sclk.spi0_sclk */ + AM33XX_IOPAD(0x95c, PIN_INPUT_PULLUP | MUX_MODE0) /* spi0_cs0.spi0_cs0 */ + AM33XX_IOPAD(0x954, PIN_INPUT_PULLUP | MUX_MODE0) /* spi0_d0.spi0_d0 */ + AM33XX_IOPAD(0x958, PIN_INPUT_PULLUP | MUX_MODE0) /* spi0_d1.spi0_d1 */ + >; + }; +}; + +&uart0 { + /* Console */ + status = "okay"; + pinctrl-names = "default"; + pinctrl-0 = <&uart0_pins>; +}; + +&i2c0 { + pinctrl-names = "default"; + pinctrl-0 = <&i2c0_pins>; + + status = "okay"; + clock-frequency = <400000>; + + eeprom: eeprom@50 { + compatible = "atmel,24c16"; + pagesize = <16>; + reg = <0x50>; + }; + + rtc_wdt: rtc_wdt@68 { + compatible = "dallas,ds1374"; + reg = <0x68>; + }; +}; + +&usb { + status = "okay"; +}; + +&usb_ctrl_mod { + status = "okay"; +}; + +&usb0_phy { + status = "okay"; +}; + +&usb0 { + status = "okay"; + dr_mode = "host"; +}; + +&cppi41dma { + status = "okay"; +}; + +/* Power */ +&vbat { + regulator-name = "vbat"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; +}; + +&mac { + pinctrl-names = "default"; + pinctrl-0 = <&cpsw_default>; + status = "okay"; +}; + +&davinci_mdio { + pinctrl-names = "default"; + pinctrl-0 = <&davinci_mdio_default>; + status = "okay"; +}; + +&cpsw_emac0 { + status = "okay"; +}; + +&cpsw_emac1 { + status = "okay"; +}; + +&phy_sel { + reg= <0x44e10650 0xf5>; + rmii-clock-ext; +}; + +&sham { + status = "okay"; +}; + +&aes { + status = "okay"; +}; + +&gpio0 { + ti,no-reset-on-init; +}; + +&mmc2 { + pinctrl-names = "default"; + vmmc-supply = <&vmmcsd_fixed>; + bus-width = <8>; + pinctrl-0 = <&mmc1_pins_default>; + ti,non-removable; + status = "okay"; +}; + +&buttons { + pinctrl-names = "default"; + pinctrl-0 = <&push_button_pins>; + #address-cells = <1>; + #size-cells = <0>; + + button@0 { + label = "push_button"; + linux,code = <0x100>; + gpios = <&gpio2 23 GPIO_ACTIVE_LOW>; + }; +}; + +/* SPI Busses */ +&spi0 { + status = "okay"; + pinctrl-names = "default"; + pinctrl-0 = <&spi0_pins>; + + m25p80@0 { + compatible = "mx25l6405d"; + spi-max-frequency = <40000000>; + + reg = <0>; + spi-cpol; + spi-cpha; + + partitions { + compatible = "fixed-partitions"; + #address-cells = <1>; + #size-cells = <1>; + + /* reg : The partition's offset and size within the mtd bank. */ + partitions@0 { + label = "MLO"; + reg = <0x0 0x80000>; + }; + + partitions@1 { + label = "U-Boot"; + reg = <0x80000 0x100000>; + }; + + partitions@2 { + label = "U-Boot Env"; + reg = <0x180000 0x40000>; + }; + }; + }; +}; + +&spi1 { + status = "okay"; + pinctrl-names = "default"; + pinctrl-0 = <&spi1_pins>; + + tpm_spi_tis@0 { + compatible = "tcg,tpm_tis-spi"; + reg = <0>; + spi-max-frequency = <500000>; + }; +}; -- 2.19.0.rc1