Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp27507imm; Thu, 30 Aug 2018 06:15:03 -0700 (PDT) X-Google-Smtp-Source: ANB0VdbrKrcNFqaWJQhEwhQBS2+sjZNZ1aCgHD95nFeKiC1XO+r0zFfAuSYtChf+S1idZwnpEWUg X-Received: by 2002:a63:2a0b:: with SMTP id q11-v6mr9498130pgq.36.1535634903541; Thu, 30 Aug 2018 06:15:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1535634903; cv=none; d=google.com; s=arc-20160816; b=LaxRq5Pz1pQI8Tn6OZ7/BvfRu2FYs0hzjK5is4v/53xFMj9zp3+9jkve7QIKXGZxo8 /NmW6bLK1w4UgmoKhoyV8uM3GUZHw38f7jVxlsyV7NzsF+fWIs0OVBEGJtcUvI3O31jA ztzdXBkINvlFx1Oxg+HT2XSQIbFa3Ob+Dtq3sJ5A05Tveph/0cWX74Lphy4BN/A2oQyw fmH1TnP+SXKzz1+uuJOQRlUaq+ICrY8UzmuAGcybmJyZf9wmgoNy2r7HyATrm7AHTylJ rdpkHC7FOmEgddw7AVyWkhJzp7wQFWQFzhJUmdqfNcsHboxQ9QN0THF965N0z1Kd2xyk xHwA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :arc-authentication-results; bh=sywAeZRJiNDrqDc8S1r07bBxZzLtZ825tVFRiOb8AbU=; b=FGud8bvFJAQc1LuNRaw8R43d4yjZDqcRcDegs/wt8aJppj4A3zdNbJ9E6Zv4Bqc8lr 4rMZ1aBihBdLZW4zvWV5Qu4FfoEx2/bkDy8WbeA7mLB5cv3VznzJdpHX0JJUZeDoOkEw seLkdJ7Uo+D/x1yLzqphIQtKMOWwbXkkgkn6+PZGAXnf0Fir9W8qQ1iLSt7YJHGGolxj ZdBwqjAIlO0k1IsZhgkBAlsJtDnISCJNFTWTTZCZ+aou96H/jRAUyyOGCztblzGQDOGz QLNwd0/DP0uL/anl2Dc/AlJ+apFj69R3JbmJpHS8aXF5CiQZwW+DCZ7jEgu0K2Nkrt9c ZDsw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t33-v6si6629468pgm.679.2018.08.30.06.14.47; Thu, 30 Aug 2018 06:15:03 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728891AbeH3RPI (ORCPT + 99 others); Thu, 30 Aug 2018 13:15:08 -0400 Received: from relmlor3.renesas.com ([210.160.252.173]:20049 "EHLO relmlie2.idc.renesas.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1728273AbeH3RPI (ORCPT ); Thu, 30 Aug 2018 13:15:08 -0400 Received: from unknown (HELO relmlir3.idc.renesas.com) ([10.200.68.153]) by relmlie2.idc.renesas.com with ESMTP; 30 Aug 2018 22:13:01 +0900 Received: from relmlii1.idc.renesas.com (relmlii1.idc.renesas.com [10.200.68.65]) by relmlir3.idc.renesas.com (Postfix) with ESMTP id F2F8783399; Thu, 30 Aug 2018 22:13:00 +0900 (JST) X-IronPort-AV: E=Sophos;i="5.53,306,1531753200"; d="scan'208";a="289528115" Received: from unknown (HELO vbox.ree.adwin.renesas.com) ([10.226.37.67]) by relmlii1.idc.renesas.com with ESMTP; 30 Aug 2018 22:12:58 +0900 From: Phil Edworthy To: Geert Uytterhoeven , Laurent Pinchart , Rob Herring , Mark Rutland Cc: Jacopo Mondi , Linus Walleij , Simon Horman , linux-gpio@vger.kernel.org, linux-renesas-soc@vger.kernel.org, linux-kernel@vger.kernel.org, Phil Edworthy Subject: [PATCH v2 0/3] Renesas R9A06G032 PINCTRL Driver Date: Thu, 30 Aug 2018 14:12:52 +0100 Message-Id: <1535634775-19365-1-git-send-email-phil.edworthy@renesas.com> X-Mailer: git-send-email 2.7.4 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This implements the pinctrl driver for the RZ/N1 family of devices, including the R9A06G032 (RZ/N1D) device. One area that is likely to be contentious is the use of 'virtual pins' for the MDIO pinmuxing. The driver uses two pins (170 and 171) that don't exist on the device to configure the MDIO source within the RZ/N1 devices. On these devices, there are two Ethernet MACs, a 5-Port Switch, numerous industrial Ethernet peripherals, any of which can be the MDIO source. Configuring the MDIO source could be done without the virtual pins, e.g. by extending the functions to cover all MDIO variants (a total of 32 additional functions), but this would allow users to misconfigure individual MDIO pins, rather than assign all MDIO pins to a MDIO source. The choice of how to implement this will affect the DT bindings. This series was originally written by Michel Pollet whilst at Renesas, and I have taken over this work. One point from Michel's v1 series: "Note, I used renesas,rzn1-pinmux node to specify the pinmux constants, and I also don't use some of the properties documented in pinctrl-bindings.txt on purpose, as they are too limited for my use (I need to be able to set, clear, ignore or reset level, pull up/down and function as the pinmux might be set by another OS/core running concurently)." Patch 0003 should really be applied after patch: "ARM: dts: r9a06g032: Correct UART and add all other UARTs", see https://www.spinics.net/lists/arm-kernel/msg673525.html Main changes: v2: - Change to generic rzn1 family driver, instead of device specific. - Review comments fixed. - Fix error handling during probe Phil Edworthy (3): dt-bindings: pinctrl: renesas,rzn1-pinctrl: documentation pinctrl: renesas: Renesas RZ/N1 pinctrl driver ARM: dts: r9a06g032: Add pinctrl node .../bindings/pinctrl/renesas,rzn1-pinctrl.txt | 97 +++ arch/arm/boot/dts/r9a06g032.dtsi | 8 + drivers/pinctrl/Kconfig | 10 + drivers/pinctrl/Makefile | 1 + drivers/pinctrl/pinctrl-rzn1.c | 844 +++++++++++++++++++++ include/dt-bindings/pinctrl/rzn1-pinctrl.h | 191 +++++ 6 files changed, 1151 insertions(+) create mode 100644 Documentation/devicetree/bindings/pinctrl/renesas,rzn1-pinctrl.txt create mode 100644 drivers/pinctrl/pinctrl-rzn1.c create mode 100644 include/dt-bindings/pinctrl/rzn1-pinctrl.h -- 2.7.4