Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp53696imm;
        Thu, 30 Aug 2018 08:08:57 -0700 (PDT)
X-Google-Smtp-Source: ANB0Vda4BGFkcw42qgfW3AbBjp4P6iLZo01unIaU5Ip/jJKuOftKbXQP2785/jhb1Wvz/q29UFux
X-Received: by 2002:a62:6bc5:: with SMTP id g188-v6mr6909286pfc.91.1535641737785;
        Thu, 30 Aug 2018 08:08:57 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1535641737; cv=none;
        d=google.com; s=arc-20160816;
        b=yyG9t49DLTyVNe/yEl1kAHCJ/vsW917A1KmALpYF9rXvJ1pu7XdypbrPDQZHo65IP7
         Tn4kk4DR31wZSDONwzrruMPyk2j+zoFGUj8K6/VyEFNRG4ubUli45AhnECwMjYiScq+8
         f8RAPm8HQ6Bx/ZhVFFTvY9OTbzST1kjtJu/4+kjiryqjqlCz/UkGF5hg8S+DLPmBhpTI
         gLDN7clb+HP4GWvyNOXzDWrueyz+ggY2IifObScK846VjDJT47iGdgMLYk6QKeMOB/X/
         o1/QB4X12GxwTfmIJkcLIfx7p9znHAfquLm9fPJOt3yu2HgRJ49VGZwTvE4Dd0KtEisj
         B3nA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:arc-authentication-results;
        bh=BGSi7sFhCZx/UvX2ute/rOTfW0x/qfcm2rbqdWZ/el8=;
        b=KLsQqQQO4Ri1cjjIkonBV+Q0UAzb/aM8Hrti8Ecn0xIxRitXUT7gN8l7Y4f8+574Xm
         7WhdrlVD8114MM9BBYJZRVqN4rF16GDcJS5BHtjxUga8K0qO9X90cveniVYnuw64Jhq9
         RsFVOCLHPi/WLLv9eyzf6QqPbUldCDfjOH7TjBfXoxagWGmHoJgVXAS6OS8DHpHAtn/d
         lXY9FYrkHMspJHEIEUTDvwhxQUEz8rljvDWNNY4ovaHWVr0vyqX8qnITlvEhE7DilEJO
         OsEHDijq2K6xsxzpWj5OK2wqV7HJAsyKPqrcHoSBG2kEC8zeNs4ab+UeSUvXD27JJS1q
         pNhg==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id f2-v6si6687250plo.206.2018.08.30.08.08.42;
        Thu, 30 Aug 2018 08:08:57 -0700 (PDT)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1728611AbeH3TJ1 (ORCPT <rfc822;daisukeokaopensource@gmail.com>
        + 99 others); Thu, 30 Aug 2018 15:09:27 -0400
Received: from hqemgate16.nvidia.com ([216.228.121.65]:2558 "EHLO
        hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1727388AbeH3TJ0 (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 30 Aug 2018 15:09:26 -0400
Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5b88080b0000>; Thu, 30 Aug 2018 08:06:51 -0700
Received: from HQMAIL106.nvidia.com ([172.20.161.6])
  by hqpgpgate102.nvidia.com (PGP Universal service);
  Thu, 30 Aug 2018 08:06:51 -0700
X-PGP-Universal: processed;
        by hqpgpgate102.nvidia.com on Thu, 30 Aug 2018 08:06:51 -0700
Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL106.nvidia.com
 (172.18.146.12) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Thu, 30 Aug
 2018 15:06:50 +0000
Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL107.nvidia.com
 (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1395.4 via Frontend
 Transport; Thu, 30 Aug 2018 15:06:50 +0000
Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5b8808070000>; Thu, 30 Aug 2018 08:06:50 -0700
From:   Aapo Vienamo <avienamo@nvidia.com>
To:     Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        Thierry Reding <thierry.reding@gmail.com>,
        Jonathan Hunter <jonathanh@nvidia.com>,
        Ulf Hansson <ulf.hansson@linaro.org>,
        Adrian Hunter <adrian.hunter@intel.com>,
        Mikko Perttunen <mperttunen@nvidia.com>,
        Stefan Agner <stefan@agner.ch>
CC:     <devicetree@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>, <linux-mmc@vger.kernel.org>,
        Aapo Vienamo <avienamo@nvidia.com>
Subject: [PATCH v3 02/38] dt-bindings: mmc: tegra: Add pad voltage control properties
Date:   Thu, 30 Aug 2018 18:06:03 +0300
Message-ID: <20180830150639.21048-3-avienamo@nvidia.com>
X-Mailer: git-send-email 2.18.0
In-Reply-To: <20180830150639.21048-1-avienamo@nvidia.com>
References: <20180830150639.21048-1-avienamo@nvidia.com>
MIME-Version: 1.0
Content-Type: text/plain
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Document the pinctrl bindings used by the SDHCI driver to reconfigure
pad voltages on controllers supporting multiple voltage levels.

Signed-off-by: Aapo Vienamo <avienamo@nvidia.com>
Reviewed-by: Mikko Perttunen <mperttunen@nvidia.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Acked-by: Thierry Reding <treding@nvidia.com>
---
 .../bindings/mmc/nvidia,tegra20-sdhci.txt     | 22 +++++++++++++++++++
 1 file changed, 22 insertions(+)

diff --git a/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt b/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt
index 9bce57862ed6..90c214dbfb16 100644
--- a/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt
+++ b/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt
@@ -38,3 +38,25 @@ sdhci@c8000200 {
 	power-gpios = <&gpio 155 0>; /* gpio PT3 */
 	bus-width = <8>;
 };
+
+Optional properties for Tegra210 and Tegra186:
+- pinctrl-names, pinctrl-0, pinctrl-1 : Specify pad voltage
+  configurations. Valid pinctrl-names are "sdmmc-3v3" and "sdmmc-1v8"
+  for controllers supporting multiple voltage levels. The order of names
+  should correspond to the pin configuration states in pinctrl-0 and
+  pinctrl-1.
+
+Example:
+sdhci@700b0000 {
+	compatible = "nvidia,tegra210-sdhci", "nvidia,tegra124-sdhci";
+	reg = <0x0 0x700b0000 0x0 0x200>;
+	interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
+	clocks = <&tegra_car TEGRA210_CLK_SDMMC1>;
+	clock-names = "sdhci";
+	resets = <&tegra_car 14>;
+	reset-names = "sdhci";
+	pinctrl-names = "sdmmc-3v3", "sdmmc-1v8";
+	pinctrl-0 = <&sdmmc1_3v3>;
+	pinctrl-1 = <&sdmmc1_1v8>;
+	status = "disabled";
+};
-- 
2.18.0