Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp54308imm; Thu, 30 Aug 2018 08:09:41 -0700 (PDT) X-Google-Smtp-Source: ANB0VdaJcDAT3nHwzbxv5Z3RZWeaTYestxk6L220Idzs8n4JALHYONQR1REgEE03Qo7yhzMa4HOT X-Received: by 2002:a17:902:708a:: with SMTP id z10-v6mr6051795plk.229.1535641781939; Thu, 30 Aug 2018 08:09:41 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1535641781; cv=none; d=google.com; s=arc-20160816; b=TIAelt3yt9dYOCHSzyMpoFGFUJjVfu9nD6iJPW3EA2s55VVq22atwKaV3MDc33sUYD 9bq0Ypdwusbi+LPyPsxVhDEh8Km3zBmJ2kHTYVN8uYkUm2FSInSw2h0TASfnyzAJLMaU EAzoBMVgC+D6Qs/M+W/Aa9KSCYdhU4Wpfep5gDQdnJR9dn/CVmIC3ekgMTLyrigCIGC4 oTNex16Mu/VyteeHl2zq9Yi2+BfIE4Bd+5PFcNczVbeOmTduXoZzv7q7majeC+NVcTsE GZKgun92L0ijFMfoAjhHxxD81KzSfjXo1GFqdZMmwZOhbPv5kjCFbX+xi26zJUMvUq5A pVng== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=WE5DNwae+olhR9LKglwXnKTBhKHHn95vvsCNycjHUnY=; b=E8phJs1YX2ObyaN692hXA2wC34ORPMwaeig/o3q1A7XBpFP2Ugw8S82HpvB3rb6d7m Uc32vX0Zsi4v3mDj9jODmafL6VR+EKAKDI7wSZC+5MVtpPej3NEJIApzv/BrDWXzFaib HKhW1RELILs9yOlztLDLJHRCflAYRtXJwiIAAXAJhuVa3RfR6+Y/QT2Y6+pYIxoZ7GA8 1yVDcKizRQ1Hs/aKvYMQlt9irH5Sw2v1j/BH0vaIQ8FgQsuP8Rr7+wf6mYVX3UnZy/1V k5D+kwfaprnIpoY53GsBFHHvU/8bXRr3jzYH1m96ljSwZPg0vAriMF3tY/uuAA3Xj9Ec r6eA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w9-v6si5592319pgm.93.2018.08.30.08.09.25; Thu, 30 Aug 2018 08:09:41 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728719AbeH3TJe (ORCPT + 99 others); Thu, 30 Aug 2018 15:09:34 -0400 Received: from hqemgate16.nvidia.com ([216.228.121.65]:2567 "EHLO hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728566AbeH3TJd (ORCPT ); Thu, 30 Aug 2018 15:09:33 -0400 Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Thu, 30 Aug 2018 08:06:57 -0700 Received: from HQMAIL101.nvidia.com ([172.20.161.6]) by hqpgpgate102.nvidia.com (PGP Universal service); Thu, 30 Aug 2018 08:06:57 -0700 X-PGP-Universal: processed; by hqpgpgate102.nvidia.com on Thu, 30 Aug 2018 08:06:57 -0700 Received: from HQMAIL102.nvidia.com (172.18.146.10) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Thu, 30 Aug 2018 15:06:57 +0000 Received: from HQMAIL104.nvidia.com (172.18.146.11) by HQMAIL102.nvidia.com (172.18.146.10) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Thu, 30 Aug 2018 15:06:57 +0000 Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL104.nvidia.com (172.18.146.11) with Microsoft SMTP Server (TLS) id 15.0.1395.4 via Frontend Transport; Thu, 30 Aug 2018 15:06:57 +0000 Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Thu, 30 Aug 2018 08:06:56 -0700 From: Aapo Vienamo To: Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , Ulf Hansson , Adrian Hunter , Mikko Perttunen , "Stefan Agner" CC: , , , , Aapo Vienamo Subject: [PATCH v3 04/38] dt-bindings: mmc: Add Tegra SDHCI sampling trimmer values Date: Thu, 30 Aug 2018 18:06:05 +0300 Message-ID: <20180830150639.21048-5-avienamo@nvidia.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20180830150639.21048-1-avienamo@nvidia.com> References: <20180830150639.21048-1-avienamo@nvidia.com> MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Document the Tegra SDHCI inbound and outbound sampling trimmer values. Signed-off-by: Aapo Vienamo Acked-by: Thierry Reding --- .../devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt | 11 +++++++++++ 1 file changed, 11 insertions(+) diff --git a/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt b/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt index 9713e052f736..edecf97231b9 100644 --- a/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt +++ b/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt @@ -67,6 +67,10 @@ Optional properties for Tegra210 and Tegra186: - nvidia,pad-autocal-pull-up-offset-hs400, nvidia,pad-autocal-pull-down-offset-hs400 : Specify drive strength calibration offsets for HS400 mode. +- nvidia,default-tap : Specify the default inbound sampling clock + trimmer value for non-tunable modes. +- nvidia,default-trim : Specify the default outbound clock trimmer + value. Notes on the pad calibration pull up and pulldown offset values: - The property values are drive codes which are programmed into the @@ -77,6 +81,13 @@ Optional properties for Tegra210 and Tegra186: - The SDR104 and HS400 timing specific values are used in corresponding modes if specified. + Notes on tap and trim values: + - The values are used for compensating trace length differences + by adjusting the sampling point. + - The values are programmed to the Vendor Clock Control Register. + Please refer to the reference manual of the SoC for correct + values. + Example: sdhci@700b0000 { compatible = "nvidia,tegra210-sdhci", "nvidia,tegra124-sdhci"; -- 2.18.0