Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp54356imm; Thu, 30 Aug 2018 08:09:43 -0700 (PDT) X-Google-Smtp-Source: ANB0VdZ9nTFXJu4QM9JysaAVCDZ6DLvfgROjD3xoNon4gnnPulR/xP0L4G4nLfTeI3Yyry9wLub7 X-Received: by 2002:a62:1a8f:: with SMTP id a137-v6mr10917596pfa.190.1535641783904; Thu, 30 Aug 2018 08:09:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1535641783; cv=none; d=google.com; s=arc-20160816; b=VA/X+Ckha7vkUKvJsVCP3MAZtDc+d1I0+UVHqP6tfLtHF8sx6j6HsZBTSARGDIkq9u qqnSHw5s6fbEQFe+Tb6/svglKP+X/FMPURzUbf9suhuJmgtgyDjwfeOyKSL4UZB43cA4 b1fQdpgg9whoXyYRqmK0ju8O2spth7uti+rzvRe8BIWpDd51I/3wHsQzX5lY8c1eppiL 2EjfQQgwZIuSYDY7mMX0JHi5zrH4ZtLuT0tBl6OlB3FLc0JvAx7dbPuSGKrUlQSgsLhZ nudDiYRBMWX9rh/1CJKlEKI9r/FANnV1KsaTf8+z5fcr1ukEjYewz2nB75uFh0PP85g3 lmoA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=9Nt00QxR1LD2oBtpDip8totm1+Ab0kKieEPWH7oiGJo=; b=QNyhEGbJ6nNnKl5jKWKjuxUkuHPB3lZTFoYTJmVh19huMT7Ja+oIq95G/dzaLCr6tv +ACbRd+9Tdc/pzx9h7uDMIKmpt0trklsrsIx9Sv/n25+hgdhvBuoi9KkUestLaJvvV81 0X1BlW8yH5lq+FcWGVSU7PtG2zeZKYxfTXPIJu8RtXEFtYkK/KsbP7EiCrYPLk8kpSfJ e76KE5gxYAPL2/9VLddUI+d1Fa1xojZw1VrgXJ7m0DdNfZm0IBpgzjX2OQau5o2LToNV r/HOzoeYBgPRyNU5pNXTcdB6y62SJb7dJI5l/3DRGl9ACXTIsIuRPrx/ILJBBwGSestO OPdQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id n3-v6si3532428plb.185.2018.08.30.08.09.26; Thu, 30 Aug 2018 08:09:43 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728961AbeH3TJk (ORCPT + 99 others); Thu, 30 Aug 2018 15:09:40 -0400 Received: from hqemgate15.nvidia.com ([216.228.121.64]:11491 "EHLO hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728566AbeH3TJj (ORCPT ); Thu, 30 Aug 2018 15:09:39 -0400 Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Thu, 30 Aug 2018 08:07:00 -0700 Received: from HQMAIL103.nvidia.com ([172.20.161.6]) by hqpgpgate102.nvidia.com (PGP Universal service); Thu, 30 Aug 2018 08:07:03 -0700 X-PGP-Universal: processed; by hqpgpgate102.nvidia.com on Thu, 30 Aug 2018 08:07:03 -0700 Received: from HQMAIL101.nvidia.com (172.20.187.10) by HQMAIL103.nvidia.com (172.20.187.11) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Thu, 30 Aug 2018 15:07:03 +0000 Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1395.4 via Frontend Transport; Thu, 30 Aug 2018 15:07:03 +0000 Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Thu, 30 Aug 2018 08:07:03 -0700 From: Aapo Vienamo To: Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , Ulf Hansson , Adrian Hunter , Mikko Perttunen , Stefan Agner CC: , , , , Aapo Vienamo Subject: [PATCH v3 06/38] soc/tegra: pmc: Factor out DPD register bit calculation Date: Thu, 30 Aug 2018 18:06:07 +0300 Message-ID: <20180830150639.21048-7-avienamo@nvidia.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20180830150639.21048-1-avienamo@nvidia.com> References: <20180830150639.21048-1-avienamo@nvidia.com> MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Factor out the the code to calculate the correct DPD register and bit number for a given pad. This logic will be needed to query the status register. Signed-off-by: Aapo Vienamo Acked-by: Jon Hunter Acked-by: Thierry Reding --- drivers/soc/tegra/pmc.c | 20 +++++++++++++++++--- 1 file changed, 17 insertions(+), 3 deletions(-) diff --git a/drivers/soc/tegra/pmc.c b/drivers/soc/tegra/pmc.c index d3ce6d12c8ff..f88bcb60430b 100644 --- a/drivers/soc/tegra/pmc.c +++ b/drivers/soc/tegra/pmc.c @@ -922,11 +922,12 @@ tegra_io_pad_find(struct tegra_pmc *pmc, enum tegra_io_pad id) return NULL; } -static int tegra_io_pad_prepare(enum tegra_io_pad id, unsigned long *request, - unsigned long *status, u32 *mask) +static int tegra_io_pad_get_dpd_register_bit(enum tegra_io_pad id, + unsigned long *request, + unsigned long *status, + u32 *mask) { const struct tegra_io_pad_soc *pad; - unsigned long rate, value; pad = tegra_io_pad_find(pmc, id); if (!pad) { @@ -947,6 +948,19 @@ static int tegra_io_pad_prepare(enum tegra_io_pad id, unsigned long *request, *request = pmc->soc->regs->dpd2_req; } + return 0; +} + +static int tegra_io_pad_prepare(enum tegra_io_pad id, unsigned long *request, + unsigned long *status, u32 *mask) +{ + unsigned long rate, value; + int err; + + err = tegra_io_pad_get_dpd_register_bit(id, request, status, mask); + if (err) + return err; + if (pmc->clk) { rate = clk_get_rate(pmc->clk); if (!rate) { -- 2.18.0