Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp55134imm; Thu, 30 Aug 2018 08:10:36 -0700 (PDT) X-Google-Smtp-Source: ANB0VdaMF5LDT+5rUvC/IC79nmzqzZjNsQsba7jJa+lwTJOJiLKKAkwkXmUgzhtBT/XQI0FKZS5o X-Received: by 2002:a17:902:1745:: with SMTP id i63-v6mr10596479pli.3.1535641836760; Thu, 30 Aug 2018 08:10:36 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1535641836; cv=none; d=google.com; s=arc-20160816; b=r8/+ArJy7HIZuUSlGqzK+39realSGYhsr5sfwJauBNAyEfjb5FhEubJaRFsp7UWK6J +ne2RKFM13J53Vs/usRHDwiQVesHDsGpMb5hpOhsO/2s8lqFopwAt6h82gCRjscYhuIA bwqmE7syS3mqqYi0rTWdKWiOfkZAVEUNOPP84CKnV/zNLRlqEN1RaVEGn88WsPo59oW6 nk2VegvMuoRepTI10ATs3QdOKk2WVO/7B0BTw94HT+cx/mcs7bEnUgfhJ2kenwuFvKgx o1pK9zazZ9U6Snc90BAL2q3XV4NgYmQmujfvC0zd+wouJtM+5FfCw8fMTB/yA0LBWlAq 6stA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=Q7zpiUsvEigo4ZXBcPfnMkP9Ipig4moY1hX045Rul9c=; b=dXzWNB8O0PsbujEW8P8y+WovDLbaJ0CfZ411P9LYDMhRrO3PbInVeUpP8u11buTDEd sC0soC0L+vzMQx/7WtfnUHcyNWkWGg26uQ14GV1mF15Vn22L8wMqNPTBaLJdsKqhR1uC jLggrZ/2XaTOMVWp8hEKELLo1NiRuXBDSDXSC4htIk+rud7j9yYigJiSnkAN+2mvlosA uZK2Cj3eZoake0FyQfv9yk0KA+P7IFlBNfh7g3R6zKdFKf9B+/16MgQUna84ioX7K3sq /mq/afB+cC/MzFOZ9/zXxcWStO6w6oOCP36uYBtCvW0Hb7nZZQ/f7fe0YvkxLtKaCx6X tKVQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l1-v6si5781195plt.399.2018.08.30.08.10.17; Thu, 30 Aug 2018 08:10:36 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729844AbeH3TKe (ORCPT + 99 others); Thu, 30 Aug 2018 15:10:34 -0400 Received: from hqemgate15.nvidia.com ([216.228.121.64]:11591 "EHLO hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728709AbeH3TKe (ORCPT ); Thu, 30 Aug 2018 15:10:34 -0400 Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Thu, 30 Aug 2018 08:07:54 -0700 Received: from HQMAIL104.nvidia.com ([172.20.161.6]) by hqpgpgate102.nvidia.com (PGP Universal service); Thu, 30 Aug 2018 08:07:57 -0700 X-PGP-Universal: processed; by hqpgpgate102.nvidia.com on Thu, 30 Aug 2018 08:07:57 -0700 Received: from HQMAIL101.nvidia.com (172.20.187.10) by HQMAIL104.nvidia.com (172.18.146.11) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Thu, 30 Aug 2018 15:07:57 +0000 Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1395.4 via Frontend Transport; Thu, 30 Aug 2018 15:07:57 +0000 Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Thu, 30 Aug 2018 08:07:57 -0700 From: Aapo Vienamo To: Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , Ulf Hansson , Adrian Hunter , Mikko Perttunen , Stefan Agner CC: , , , , Aapo Vienamo Subject: [PATCH v3 23/38] mmc: tegra: Use standard SDHCI tuning on Tegra210 and Tegra186 Date: Thu, 30 Aug 2018 18:06:24 +0300 Message-ID: <20180830150639.21048-24-avienamo@nvidia.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20180830150639.21048-1-avienamo@nvidia.com> References: <20180830150639.21048-1-avienamo@nvidia.com> MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add a new sdhci_ops struct for Tegra210 and Tegra186 which doesn't set the custom tuning callback used on previous SoC generations. Signed-off-by: Aapo Vienamo Acked-by: Thierry Reding --- drivers/mmc/host/sdhci-tegra.c | 17 +++++++++++++++-- 1 file changed, 15 insertions(+), 2 deletions(-) diff --git a/drivers/mmc/host/sdhci-tegra.c b/drivers/mmc/host/sdhci-tegra.c index 704c82cf7adf..f68557a01d5d 100644 --- a/drivers/mmc/host/sdhci-tegra.c +++ b/drivers/mmc/host/sdhci-tegra.c @@ -831,6 +831,19 @@ static const struct sdhci_tegra_soc_data soc_data_tegra124 = { .pdata = &sdhci_tegra124_pdata, }; +static const struct sdhci_ops tegra210_sdhci_ops = { + .get_ro = tegra_sdhci_get_ro, + .read_w = tegra_sdhci_readw, + .write_w = tegra_sdhci_writew, + .write_l = tegra_sdhci_writel, + .set_clock = tegra_sdhci_set_clock, + .set_bus_width = sdhci_set_bus_width, + .reset = tegra_sdhci_reset, + .set_uhs_signaling = tegra_sdhci_set_uhs_signaling, + .voltage_switch = tegra_sdhci_voltage_switch, + .get_max_clock = tegra_sdhci_get_max_clock, +}; + static const struct sdhci_pltfm_data sdhci_tegra210_pdata = { .quirks = SDHCI_QUIRK_BROKEN_TIMEOUT_VAL | SDHCI_QUIRK_DATA_TIMEOUT_USES_SDCLK | @@ -839,7 +852,7 @@ static const struct sdhci_pltfm_data sdhci_tegra210_pdata = { SDHCI_QUIRK_BROKEN_ADMA_ZEROLEN_DESC | SDHCI_QUIRK_CAP_CLOCK_BASE_BROKEN, .quirks2 = SDHCI_QUIRK2_PRESET_VALUE_BROKEN, - .ops = &tegra114_sdhci_ops, + .ops = &tegra210_sdhci_ops, }; static const struct sdhci_tegra_soc_data soc_data_tegra210 = { @@ -865,7 +878,7 @@ static const struct sdhci_pltfm_data sdhci_tegra186_pdata = { * But it is not supported as of now. */ SDHCI_QUIRK2_BROKEN_64_BIT_DMA, - .ops = &tegra114_sdhci_ops, + .ops = &tegra210_sdhci_ops, }; static const struct sdhci_tegra_soc_data soc_data_tegra186 = { -- 2.18.0