Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp55341imm;
        Thu, 30 Aug 2018 08:10:50 -0700 (PDT)
X-Google-Smtp-Source: ANB0VdYPk058gAp1ldkRZbyyUi//YkvfsnGZ8Qk7Y0q19q8VuzIBaQf22RmxYKXI+XDf/gm2+BtG
X-Received: by 2002:a62:49d5:: with SMTP id r82-v6mr10890344pfi.245.1535641850106;
        Thu, 30 Aug 2018 08:10:50 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1535641850; cv=none;
        d=google.com; s=arc-20160816;
        b=xHALd3YuWZrwkOgDITLoUNWd/4lxroQcPJu0t/yr6jXH2UTYTVt5XfwaUmaQ58jLVX
         wwQ4BgurZOZRk0jHq4lL8ZZqr3q6YiHVnMN9RoIQGv5Olxf9JDEnmaveGgFPucDZV9FP
         jwsPATj0Pl4qenUQoQ3+RccwYHI1dthQIJDPajngUNGgSOUJnXJ0oE1E6xykd3ZwoFmZ
         o5N/peK1LOzyqottOf6MByPE4rQcEsRcMyFa7RmMvy4CV2na++2ALcE7x0a6g0iw4UdO
         44KpL0tXGNIKiQwo1UdmVCaAdNXpv42y0r4Z6oxYRKVb8S4y/khbgpVbukgAjJAEveE/
         clHw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:arc-authentication-results;
        bh=PGN3S9apE8OxImyTIaN7sWNu3BGzNS+U9AW0eZyyB1c=;
        b=xGADyLU3Q0xe9SH4D0slfVCkkUYmqV/83pjZNKc1hop8M2LjXmaEzYY/QCbvVdXV25
         Gr/aFExaDc7yEbDPiu85cS5n5ATwa1xkT7o46jJ7QYGMYaWY/nMqPcq48BJpQ95nf/U8
         aiUa3AvxfRg8DcNoqwTE+ueZmvJygeBVxmTumhX0kM9hCxkZIuwIqT0G/Xlwen0wDssN
         1X3Jce6BIlsygPOfCTypXyGvknTgL9wCKpmZFbrI0BEhs/jz7MuPbI0tL2BR/n8Vbk4l
         OmlHE5s1wfFgfxLwHvdRdxcWuVZY8JFZOckIMe65iS0IWXVmkgy0OBj7hwFDRM1+Xd3P
         9Crg==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id o6-v6si6581702plk.31.2018.08.30.08.10.29;
        Thu, 30 Aug 2018 08:10:50 -0700 (PDT)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1729965AbeH3TKr (ORCPT <rfc822;daisukeokaopensource@gmail.com>
        + 99 others); Thu, 30 Aug 2018 15:10:47 -0400
Received: from hqemgate16.nvidia.com ([216.228.121.65]:2720 "EHLO
        hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1728709AbeH3TKr (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 30 Aug 2018 15:10:47 -0400
Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5b88085a0003>; Thu, 30 Aug 2018 08:08:10 -0700
Received: from HQMAIL101.nvidia.com ([172.20.161.6])
  by hqpgpgate102.nvidia.com (PGP Universal service);
  Thu, 30 Aug 2018 08:08:10 -0700
X-PGP-Universal: processed;
        by hqpgpgate102.nvidia.com on Thu, 30 Aug 2018 08:08:10 -0700
Received: from HQMAIL103.nvidia.com (172.20.187.11) by HQMAIL101.nvidia.com
 (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Thu, 30 Aug
 2018 15:08:09 +0000
Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL103.nvidia.com
 (172.20.187.11) with Microsoft SMTP Server (TLS) id 15.0.1395.4 via Frontend
 Transport; Thu, 30 Aug 2018 15:08:09 +0000
Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5b8808570000>; Thu, 30 Aug 2018 08:08:09 -0700
From:   Aapo Vienamo <avienamo@nvidia.com>
To:     Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        Thierry Reding <thierry.reding@gmail.com>,
        Jonathan Hunter <jonathanh@nvidia.com>,
        Ulf Hansson <ulf.hansson@linaro.org>,
        Adrian Hunter <adrian.hunter@intel.com>,
        Mikko Perttunen <mperttunen@nvidia.com>,
        Stefan Agner <stefan@agner.ch>
CC:     <devicetree@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>, <linux-mmc@vger.kernel.org>,
        Aapo Vienamo <avienamo@nvidia.com>
Subject: [PATCH v3 27/38] mmc: tegra: Enable UHS and HS200 modes for Tegra186
Date:   Thu, 30 Aug 2018 18:06:28 +0300
Message-ID: <20180830150639.21048-28-avienamo@nvidia.com>
X-Mailer: git-send-email 2.18.0
In-Reply-To: <20180830150639.21048-1-avienamo@nvidia.com>
References: <20180830150639.21048-1-avienamo@nvidia.com>
MIME-Version: 1.0
Content-Type: text/plain
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Set nvquirks to enable higher speed modes.

Signed-off-by: Aapo Vienamo <avienamo@nvidia.com>
Acked-by: Thierry Reding <treding@nvidia.com>
---
 drivers/mmc/host/sdhci-tegra.c | 4 +++-
 1 file changed, 3 insertions(+), 1 deletion(-)

diff --git a/drivers/mmc/host/sdhci-tegra.c b/drivers/mmc/host/sdhci-tegra.c
index 73ea947e9c0c..e80716c6e0d2 100644
--- a/drivers/mmc/host/sdhci-tegra.c
+++ b/drivers/mmc/host/sdhci-tegra.c
@@ -921,7 +921,9 @@ static const struct sdhci_tegra_soc_data soc_data_tegra186 = {
 	.pdata = &sdhci_tegra186_pdata,
 	.nvquirks = NVQUIRK_NEEDS_PAD_CONTROL |
 		    NVQUIRK_HAS_PADCALIB |
-		    NVQUIRK_DIS_CARD_CLK_CONFIG_TAP,
+		    NVQUIRK_DIS_CARD_CLK_CONFIG_TAP |
+		    NVQUIRK_ENABLE_SDR50 |
+		    NVQUIRK_ENABLE_SDR104,
 };
 
 static const struct of_device_id sdhci_tegra_dt_match[] = {
-- 
2.18.0