Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp55512imm; Thu, 30 Aug 2018 08:11:04 -0700 (PDT) X-Google-Smtp-Source: ANB0VdZGYWVA0vFRizXJyLYOP5iw7/BitTTqKeM+fiOXbaS+OVs/jDFvGA/57MSd/qIAraiHc5aQ X-Received: by 2002:aa7:88d3:: with SMTP id p19-v6mr10993599pfo.160.1535641864915; Thu, 30 Aug 2018 08:11:04 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1535641864; cv=none; d=google.com; s=arc-20160816; b=kaj3cK/VDvk9yfR1iJbZQaYR/5LOl/Lf/qAdNI9grSeLB7CXk2K4BBJMFno0MmDQNB PYe65ONuZww/kEbPykMigPFmTPWjn4LIbZfXFTQfHHVHUDchi10z00GNSGscX8w5ZTAQ PoGG0KBLt5QbAYiP6eIwmHu93qT1ykcyqVWsZy04HI4qYUarWj6OJGM4iwtzozvh91Ow zATfwRm1K7o8bSs1cvd9ShJD9ivFG/1oV3ojwCjl0YpugPaEpwBYET0xgAaytyFxspiu 2vKzN19Jq2e6Ys7bfTc8pH9OkXaqPGuOUwChxFCQ4cyrE22AJdfPd6gFY8iNTeVTWRx5 m4/w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=SK/x+cY4EDR/KKQLQwjBIaXz532Qp0anr76Hy3P7x/o=; b=HOY22mCC5gWzn2GZEm1Y3f/APtMpV+6XhLRPKS+25WnTzIDCaPQx9CN2BUHepZ8NMQ DoaJOJUQf4y+8SnCZ5ygl9lBaLIXFx1PVfSbqwdhj1AencjlCK+QqcDnO626asMFHF9y faqfP4YUJVWAD94KaM7fvhBErGaAblfmMJ8Qze3M5zUvolh6309JG03pme19g2PTD9LX ll45BXW99uZwQb7kHqwxD0Pm+VCbe64ifIQsKtma80R2mSS8WvQNp9LYHG3yinpTs9gP Om5UbHWxkuCJEiHW0oEBYR+u4azdonvF6fjQWhevr1hsRdXi8jE6pQK5+FM3cp56Ltyh 1ihg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c17-v6si6406911pgp.299.2018.08.30.08.10.45; Thu, 30 Aug 2018 08:11:04 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730165AbeH3TLV (ORCPT + 99 others); Thu, 30 Aug 2018 15:11:21 -0400 Received: from hqemgate14.nvidia.com ([216.228.121.143]:13604 "EHLO hqemgate14.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728004AbeH3TLU (ORCPT ); Thu, 30 Aug 2018 15:11:20 -0400 Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqemgate14.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Thu, 30 Aug 2018 08:08:42 -0700 Received: from HQMAIL101.nvidia.com ([172.20.161.6]) by hqpgpgate102.nvidia.com (PGP Universal service); Thu, 30 Aug 2018 08:08:44 -0700 X-PGP-Universal: processed; by hqpgpgate102.nvidia.com on Thu, 30 Aug 2018 08:08:44 -0700 Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Thu, 30 Aug 2018 15:08:44 +0000 Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1395.4 via Frontend Transport; Thu, 30 Aug 2018 15:08:44 +0000 Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Thu, 30 Aug 2018 08:08:44 -0700 From: Aapo Vienamo To: Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , Ulf Hansson , Adrian Hunter , Mikko Perttunen , Stefan Agner CC: , , , , Aapo Vienamo Subject: [PATCH v3 38/38] arm64: dts: tegra210: Assign clocks for sdmmc1 and sdmmc4 Date: Thu, 30 Aug 2018 18:06:39 +0300 Message-ID: <20180830150639.21048-39-avienamo@nvidia.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20180830150639.21048-1-avienamo@nvidia.com> References: <20180830150639.21048-1-avienamo@nvidia.com> MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Use assigned-clock properties to configure pllc4 as the parent clock for sdmmc4 on Tegra210. pllc4 offers better jitter perfomance than the default pllp and is required by HS200 and HS400 modes. Signed-off-by: Aapo Vienamo Acked-by: Thierry Reding --- arch/arm64/boot/dts/nvidia/tegra210.dtsi | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi index 0951acc69cc8..14da98ac65e8 100644 --- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi @@ -1057,6 +1057,11 @@ nvidia,pad-autocal-pull-down-offset-1v8 = <0x7b>; nvidia,default-tap = <0x2>; nvidia,default-trim = <0x4>; + assigned-clocks = <&tegra_car TEGRA210_CLK_SDMMC4>, + <&tegra_car TEGRA210_CLK_PLL_C4_OUT0>, + <&tegra_car TEGRA210_CLK_PLL_C4>; + assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_C4_OUT0>; + assigned-clock-rates = <200000000>, <1000000000>, <1000000000>; status = "disabled"; }; @@ -1107,6 +1112,9 @@ nvidia,pad-autocal-pull-down-offset-1v8 = <0x05>; nvidia,default-tap = <0x8>; nvidia,default-trim = <0x0>; + assigned-clocks = <&tegra_car TEGRA210_CLK_SDMMC4>, + <&tegra_car TEGRA210_CLK_PLL_C4_OUT0>; + assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_C4_OUT0>; status = "disabled"; }; -- 2.18.0