Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp518102imm; Sat, 1 Sep 2018 10:12:11 -0700 (PDT) X-Google-Smtp-Source: ANB0Vdaxxn4tUBzzGu2MGmGT7/4h6K4TuHrUeobKjPwoOZhEyfgJm8AucHuk71SVodOGB3fKm+0+ X-Received: by 2002:a63:a40a:: with SMTP id c10-v6mr4794570pgf.346.1535821931363; Sat, 01 Sep 2018 10:12:11 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1535821931; cv=none; d=google.com; s=arc-20160816; b=Htw4q6cGyK9OWsMfogXIKBngJZE/Pblz+AvydWifwb2LEhoPdj/Qo3e95ZANbzB4Jf yKlA/EwatFh16nCWIbP8r9jRPnQoa2qasn9zZILM5JY3YiLatY4nibFw/s0yr+m5YqNs wz8/fFIMVxoS3Z7mnJAcVOKmRLRgz93CSJzJbCYQ0IM/tLUNuvqAPGzmFH+F12ervosT BgpLc2TdcHns/ty5hHGL+ce7zwpWws0pqeGjMza5Ozzb2KhcZMOC0GlLnMSrLAUy/EDv /rxEUhiCUCCRdfXL74IL4GnU9XULsVI0iAeZ9mOF2TzgFCqAJF7kvVsw3SJplpf1/tf+ wJ5w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:autocrypt:openpgp:references:cc:to:from:subject :arc-authentication-results; bh=Vl5ZAa+lFJxnfBZDg4dJn/OVPvtxPxkyKCvvhqiqIjU=; b=K7b98kXQqHVJM1VmGdNBMiHm9+MIpniRgsS/emUqBpRIDLRSfmE7ZNtdRLzvamTBsy chP1ockPyMsyN3afJtwqnw0cvo/swlDc3ACPyKgUUjjPxzYPsxuE9rohqyvAIFB+8n3X opb51q4TOT5ujLU/i/ts75Uu5ffjPCc9ILZgSW2I1kHksD/o9RLq8rA6DDbODYEXNaht jOW5+xFsl049fyOM20Kxhj3VXwUqzR3iXId3Tt8Omkt5hL+zcWExVJRNJvyRiYS7yzS1 3BZBL/v20y9ev48Xy864h4Uq5BXijBxlakiY7txKrezEOhxU3vVUoVgzDAFjyB0ukGWs mmsA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c11-v6si6215075pgd.620.2018.09.01.10.11.56; Sat, 01 Sep 2018 10:12:11 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727398AbeIAVXB (ORCPT + 99 others); Sat, 1 Sep 2018 17:23:01 -0400 Received: from mail.medvecky.net ([85.118.132.146]:36059 "EHLO mail.medvecky.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726953AbeIAVXB (ORCPT ); Sat, 1 Sep 2018 17:23:01 -0400 Received: from localhost (localhost [127.0.0.1]) by mail.medvecky.net (Postfix) with ESMTP id 3AB935E2002; Sat, 1 Sep 2018 19:03:52 +0200 (CEST) X-Virus-Scanned: Debian amavisd-new at medvecky.net X-Spam-Flag: NO X-Spam-Score: -2.9 X-Spam-Level: X-Spam-Status: No, score=-2.9 tagged_above=-999 required=3.8 tests=[ALL_TRUSTED=-1, BAYES_00=-1.9] autolearn=ham Received: from mail.medvecky.net ([127.0.0.1]) by localhost (slovakia.medvecky.net [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id qit31HmxNbmN; Sat, 1 Sep 2018 19:03:20 +0200 (CEST) Received: from [192.168.88.62] (ip-89-176-80-18.net.upcbroadband.cz [89.176.80.18]) by mail.medvecky.net (Postfix) with ESMTPSA id DFC335E2001; Sat, 1 Sep 2018 19:03:19 +0200 (CEST) Subject: Re: [PATCH 1/1] Update AMD cpu microcode for family 15h From: Rudolf Marek To: "Hurwitz, Sherry" , Henrique de Moraes Holschuh , Ivan Ivanov Cc: Josh Boyer , Linux Firmware , "Linux-Kernel@Vger. Kernel. Org" , "Suthikulpanit, Suravee" , "Lendacky, Thomas" , "Grimm, Jon" References: <1527213479-121361-1-git-send-email-sherry.hurwitz@amd.com> <20180531220503.2jqs3oiqsnw7ye2t@khazad-dum.debian.net> <6402a30f-04d3-59d9-92df-5a43e2060f5c@assembler.cz> Openpgp: preference=signencrypt Autocrypt: addr=r.marek@assembler.cz; prefer-encrypt=mutual; keydata= xsBNBFN2VH4BCADpv+3Tkikr+X489Xso9UC719YdxgGiy0xBjDiWC22wAd3tHy6G3nEhWfh4 1UNGcqscPAvJMn2GhgSJRfBzj0wALXLkoTYta78wEK+Ji+Gs7PX9VhqRKt9/OIn/2XJ1Yv9i e8uo9MFBGFCB5roz+Ws8rdXq0Quu7VZylzRv7qqhxMAk9RvXCT2tyt6XY16R7ZEL9wbSLRAl h8LRPMF0iiLH1YenfSCX2XkW7eA7CJSjh9pwIBFOF5cd5mcT69OPO+TuAbdvgCcZPEoQQBhk QmOr2PlUOl3CSgqtTxjAjAxXhPTU7Q3xxgB2Oa7xbt3Eic2Z4lltP/dowULZqXvsC5DxABEB AAHNI1J1ZG9sZiBNYXJlayA8ci5tYXJla0Bhc3NlbWJsZXIuY3o+wsB+BBMBAgAoBQJTdlR+ AhsjBQkJZgGABgsJCAcDAgYVCAIJCgsEFgIDAQIeAQIXgAAKCRDAb22rZM9dcMf1B/97PHhB YaPoM4PHlk3o3HEs0ZxiJyVqDLpmM8kOh+Pcvb40KX0uebiODfeff+RYJWOff27la7AzqG20 dEAi3hpHYVigZWf3BaLXwCbUKlyLLydks4qydfKBG62PnM74sW1M/sfFA/bdzC9tnjy4G9r9 mXNBJBDHb4XuHeukqlrMLDDGW78wrfv4tjtW9Z3Aoroja9CnxREt6c3iHA50TX65BrthPxhF c+ES+4J/uuBe6pfq9PN8HZKBWgK+jhCoyCajck964ccVF1a2uTRhN39gXtA2YpKUqb+dcsp+ 2NH2eBVYZYaPVJIoIWPxhriOHszs+NjOkk+jBw2gVLy4bmOlzsBNBFN2VH4BCADsg91uA/mm l6APO+aWyqkiPjENreT2DT2gmoaEkp07jZrzNcQrLyNhGhsH6+UtCJLV9YNHbfJb7wsfXmXh IRh+TQYLJlrU4tBqvVB0F24+MEAFdt/1/jAmaihRZWKdE/Ogtt0YV7BEKfJk2KZxrG4wLB4G g57kI+aVmoVRl7/WmM46JpOJhBqvI6/Pw/ZIDhJZfrOXCCWM3pYjx0ftkkULPl6E6dXv3V7N 9dMV4bqNj4PDfysptFoVo02AblHqMmmBQ2LcI+o5HNm2iPyTklKMmq8Z5kblXDR6GXe2rO5c 5j0vQ6q5uSyVa30JNJcfl2iUT2akFv7n+RRWhlyCItjpABEBAAHCwGUEGAECAA8FAlN2VH4C GwwFCQlmAYAACgkQwG9tq2TPXXAq4Af/UhDBiEaW/s1gDmtci6ZBTDetOdWGx69dzD2rIm1b OoQiO1EZ+WNFe0RFmMByfCsRVXP4iD/Ly1l0c6ZNvCBPR+ssXlnltE0Z1S43ZrR4gYjWw2GM y1EcSOLv6Yvt/+8IS6YANlzR6RRBs2pM1ndM2AhI43k2rpGFarNEX7z9QrdcoZ4rY94DUGwZ 0hlQ5VrGt/DAnMkJmOkr6Yriiybw8COnw4qigLfZH6b87vUqdBjRr3BR0iD3ahiXUY0bhlX2 bQE1IdT8+enQsm4+ePcC8Oihl8Y9JI/cBCw3eEZOl2p1+8aRq7tGkLsilWXUCDJ2kCDQixCJ RoTzi/gSro2qhg== Message-ID: <05d222ba-768f-5095-cc7a-f48fc8b3154f@assembler.cz> Date: Sat, 1 Sep 2018 19:09:47 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.9.1 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=US-ASCII Content-Language: en-US Content-Transfer-Encoding: 7BIT Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi again, Here is a short summary of what is missing in the microcode containers [1] [2]. I only included AMD family 15h and 17h. Similar could be done for Intel CPUs. I do believe having a latest microcode is a vital for the userspace security because it provides IBPB barrier. Family 15h [1] container parsed with [4] (with some lines omitted) -- Processor Signature: : 0x00600f20 -- Processor Revision ID: : 0x00006020 -- Processor Signature: : 0x00610f01 -- Processor Revision ID: : 0x00006101 -- Processor Signature: : 0x00600f12 -- Processor Revision ID: : 0x00006012 Contains following microcodes: | # | eqrev| urev | date | latest| | 1 | 6012 | 0600063E | 2018/02/07 | yes | | 2 | 6020 | 06000852 | 2018/02/06 | yes | | 3 | 6101 | 06001119 | 2012/07/13 | no | Note the #3 is what I have been complaining about. Family 17h [2] parsed with [4] The container seems to include the equivalent versions for various CPUs (not even a family17h) but only a microcode for a "Naples/EPYC" chips. Container Processor Signature Table: -- Processor Signature: : 0x00600f20 (not even a fam17h) -- Processor Revision ID: : 0x00006020 -- Processor Signature: : 0x00610f01 (not even a fam17h) -- Processor Revision ID: : 0x00006101 -- Processor Signature: : 0x00700f01 (not even a fam17h) -- Processor Revision ID: : 0x00007001 -- Processor Signature: : 0x00800f12 (update is OK) -- Processor Revision ID: : 0x00008012 -- Processor Signature: : 0x00800f11 (update is missing!) -- Processor Revision ID: : 0x00008011 -- Processor Signature: : 0x00600f12 (not even a fam17h) -- Processor Revision ID: : 0x00006012 -- Processor Signature: : 0x00800f13 (future CPU?) -- Processor Revision ID: : 0x00008013 -- Processor Signature: : 0x00800f00 (perhaps ES?) -- Processor Revision ID: : 0x00008000 Microcode Type: : 0x00000001 Microcode Size: : 0x00000c80 Date : 2018/02/09 Patch ID : 0x08001227 Patch Data ID : 0x00008004 | # | eqrev| urev | date | latest| | 1 | 8004 | 08001227 | 2018/02/09 | yes | It misses microcode update for 00800F11 - latest known should be 2018/02/14 and for other CPUs like Pinacle Ridge 00800F82 - latest known should be 2018/02/12 Or Ryzen mobile 00810F10 etc... Thanks Rudolf Resources used to construct this tables: [1] https://git.kernel.org/pub/scm/linux/kernel/git/firmware/linux-firmware.git/tree/amd-ucode/microcode_amd_fam15h.bin [2] https://git.kernel.org/pub/scm/linux/kernel/git/firmware/linux-firmware.git/tree/amd-ucode/microcode_amd_fam17h.bin [3] http://users.atw.hu/instlatx64/ [4] https://github.com/ddcc/microparse