Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp1696125imm; Mon, 3 Sep 2018 07:10:44 -0700 (PDT) X-Google-Smtp-Source: ANB0VdY6GGIPC0vFlbHDxatC+16UVyURNNTG7w7kaXEHfKEe3UAjm3j5dPYzW6GYd03dZrwCjBqy X-Received: by 2002:a17:902:ac8f:: with SMTP id h15-v6mr28391320plr.161.1535983844474; Mon, 03 Sep 2018 07:10:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1535983844; cv=none; d=google.com; s=arc-20160816; b=iiOK+idbMrUHwaPcLt4kQc6N1L9yHle7NJchMCW9t/0mL3EMDm+yGWCtLuj2hkxPfN tCaGoehzA3Jz9kafExHii75MCwIXnpD1GAJKCJV2XO9SCMtfmNGxAMtp1OSZYRsWeYkJ 7Hry5wwHLqZlljL7y97vslt9GySWpqsSN2ejJ7bS3XD4SbkVsKA/7wKd4qX6/J2LYCXS WirnvJHyizMBN8hU51+55RSQWeZrOi0h/my/erb2/78/m1M2+UWpOelkCnWw6JH8zCLE jPwjytCeoThjgFudiWzK73fvR62gx5nV3l3LVi+qql3cmNu3qtbNWD9ZmxbqmCg7QC6A MrtQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :arc-authentication-results; bh=2t5dLR694B8RZnZRmBrLcooau9084l4bcw25KNAE5mo=; b=rpdOc7eQhDPZjJSwgYd/DeDXyDcgY0P4YKH0ly8q188zFF5Ib3QxWWxXyAuQ7+gBPr ZQRebLFTEj6F+iPd9dina4oWns0Pv5y7UovGXG8uYQxqe8P4sGgTwFTmZ9Jh79S8ooCf YdcGpdEShkKfR8HZBiF60o4yge3H5mTtO9+WUtz1g2gu3GGSOrRqXims3zejY4Pl8bLn 15UznERpwLEcjdmrxywiLyrQE77JEDsaL1mX9gfaCO7hR8wWSlfa1hQzCAtr6ZmEmRRD q0LqJeQ5RjM4Xh2wbXJmhzWMnieVyGCNECZjRSJrboqJEkkdkIVOaH3VtLyKAdgMxe+1 Zy2Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id cd4-v6si19958150plb.516.2018.09.03.07.10.29; Mon, 03 Sep 2018 07:10:44 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727723AbeICS3G (ORCPT + 99 others); Mon, 3 Sep 2018 14:29:06 -0400 Received: from mail.bootlin.com ([62.4.15.54]:37594 "EHLO mail.bootlin.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727666AbeICS3F (ORCPT ); Mon, 3 Sep 2018 14:29:05 -0400 Received: by mail.bootlin.com (Postfix, from userid 110) id D2875208A4; Mon, 3 Sep 2018 16:08:44 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on mail.bootlin.com X-Spam-Level: X-Spam-Status: No, score=-1.0 required=5.0 tests=ALL_TRUSTED,SHORTCIRCUIT, URIBL_BLOCKED shortcircuit=ham autolearn=disabled version=3.4.0 Received: from localhost (242.171.71.37.rev.sfr.net [37.71.171.242]) by mail.bootlin.com (Postfix) with ESMTPSA id A14B1203DC; Mon, 3 Sep 2018 16:08:44 +0200 (CEST) From: Alexandre Belloni To: Shawn Guo Cc: Li Yang , linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Alexandre Belloni Subject: [PATCH v2 5/5] arm64: dts: add Microsys MPX-LS1046A SoM and SBC-LS1046A SBC Date: Mon, 3 Sep 2018 16:08:40 +0200 Message-Id: <20180903140840.23648-5-alexandre.belloni@bootlin.com> X-Mailer: git-send-email 2.19.0.rc1 In-Reply-To: <20180903140840.23648-1-alexandre.belloni@bootlin.com> References: <20180903140840.23648-1-alexandre.belloni@bootlin.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Microsys designs a SoM based on the LS1046A named miriac MPX-LS1046A https://microsys.de/products/system-on-modules/qoriqr-armr-architecture/miriactm-mpx-ls1046a/ It also provides an SBC accepting this SoM, the miriac SBC-LS1046 https://microsys.de/en/products/single-board-computer/miriactm-sbcs/miriactm-sbc-ls1046a/ This adds a dtsi for the SoM and a dts for the SBC. Signed-off-by: Alexandre Belloni --- Changes in v2: - Addressed Shawn's comments arch/arm64/boot/dts/freescale/Makefile | 1 + .../fsl-ls1046a-miriac-mpxls1046.dtsi | 62 ++++++++++ .../freescale/fsl-ls1046a-miriac-sbc1046.dts | 116 ++++++++++++++++++ 3 files changed, 179 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/fsl-ls1046a-miriac-mpxls1046.dtsi create mode 100644 arch/arm64/boot/dts/freescale/fsl-ls1046a-miriac-sbc1046.dts diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile index 86e18adb695a..b0b81ca887e8 100644 --- a/arch/arm64/boot/dts/freescale/Makefile +++ b/arch/arm64/boot/dts/freescale/Makefile @@ -4,6 +4,7 @@ dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-ls1012a-qds.dtb dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-ls1012a-rdb.dtb dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-ls1043a-qds.dtb dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-ls1043a-rdb.dtb +dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-ls1046a-miriac-sbc1046.dtb dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-ls1046a-qds.dtb dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-ls1046a-rdb.dtb dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-ls1088a-qds.dtb diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1046a-miriac-mpxls1046.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1046a-miriac-mpxls1046.dtsi new file mode 100644 index 000000000000..b4f998fbe460 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/fsl-ls1046a-miriac-mpxls1046.dtsi @@ -0,0 +1,62 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) + +/ { + compatible = "microsys,mpxls1046a", "fsl,ls1046a"; +}; + +&duart0 { + status = "okay"; +}; + +&duart1 { + status = "okay"; +}; + +&i2c0 { + status = "okay"; + + rtc@32 { + compatible = "epson,rx8803"; + reg = <0x32>; + }; + + temp-sensor@4c { + compatible = "national,lm90"; + reg = <0x4c>; + }; + + eeprom@50 { + compatible = "at24,24c128"; + reg = <0x50>; + }; +}; + +&ifc { + #address-cells = <2>; + #size-cells = <1>; + + ranges = <0x0 0x0 0x0 0x7e800000 0x00010000>; + status = "okay"; + + nand@0,0 { + compatible = "fsl,ifc-nand"; + #address-cells = <1>; + #size-cells = <1>; + reg = <0x0 0x0 0x10000>; + }; +}; + +&qspi { + num-cs = <1>; + bus-num = <0>; + status = "okay"; + + qflash0: flash@0 { + compatible = "spansion,m25p80"; + #address-cells = <1>; + #size-cells = <1>; + spi-max-frequency = <20000000>; + m25p,fast-read; + reg = <0>; + }; +}; diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1046a-miriac-sbc1046.dts b/arch/arm64/boot/dts/freescale/fsl-ls1046a-miriac-sbc1046.dts new file mode 100644 index 000000000000..c0c8ebdd6bb4 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/fsl-ls1046a-miriac-sbc1046.dts @@ -0,0 +1,116 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) + +/dts-v1/; + +#include "fsl-ls1046a.dtsi" +#include "fsl-ls1046a-miriac-mpxls1046.dtsi" + +/ { + model = "Microsys miriac SBC-LS1046A"; + compatible = "microsys,sbc1046a", "microsys,mpxls1046a", "fsl,ls1046a"; + + aliases { + ethernet0 = &enet2; + ethernet1 = &enet4; + ethernet2 = &enet5; + ethernet3 = &enet6; + serial0 = &duart0; + serial1 = &duart1; + serial2 = &duart2; + serial3 = &duart3; + }; + + chosen { + stdout-path = "serial0:115200n8"; + }; +}; + +&duart0 { + status = "okay"; +}; + +&duart1 { + status = "okay"; +}; + +&i2c0 { + status = "okay"; + + eeprom@57 { + compatible = "at24,24c128"; + reg = <0x57>; + }; +}; + +&i2c1 { + status = "okay"; +}; + +&ifc { + nand@0,0 { + partition@0 { + reg = <0x0 0x00100000>; + label = "NAND U-Boot Image"; + read-only; + }; + + partition@100000 { + reg = <0x00100000 0x00100000>; + label = "NAND U-Boot Env"; + }; + + partition@200000 { + reg = <0x00200000 0x01E00000>; + label = "NAND FIT Image"; + }; + + partition@02000000 { + reg = <0x02000000 0x1e000000>; + label = "NAND (RW) UBIFS Root File System"; + }; + }; +}; + +#include "fsl-ls1046-post.dtsi" + +&fman0 { + compatible = "fsl,fman", "simple-bus"; + + ethernet@e4000 { + phy-handle = <&rgmii_phy1>; + phy-connection-type = "rgmii"; + }; + + ethernet@e8000 { + phy-handle = <&sgmii_phy1>; + phy-connection-type = "sgmii"; + }; + + ethernet@ea000 { + phy-handle = <&sgmii_phy2>; + phy-connection-type = "sgmii"; + }; + + ethernet@f0000 { + phy-handle = <&sgmii_phy3>; + phy-connection-type = "sgmii"; + }; + + mdio@fc000 { + sgmii_phy3: ethernet-phy@0 { + reg = <0>; + }; + + sgmii_phy2: ethernet-phy@1 { + reg = <1>; + }; + + sgmii_phy1: ethernet-phy@2 { + reg = <2>; + }; + + rgmii_phy1: ethernet-phy@3 { + reg = <3>; + }; + }; +}; -- 2.19.0.rc1