Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp3729088imm; Wed, 5 Sep 2018 05:12:11 -0700 (PDT) X-Google-Smtp-Source: ANB0VdYyBbFS7cLl3VRLtrqNk8ko8Bfv68k/jJD9hIFPw8InrEhrlqCV7eaKE0YHBcvOAKzwsSjH X-Received: by 2002:a65:40cd:: with SMTP id u13-v6mr21244073pgp.334.1536149531231; Wed, 05 Sep 2018 05:12:11 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1536149531; cv=none; d=google.com; s=arc-20160816; b=1JX0VWeWkLv7AcyqUuUwH+NCxN7QZe9aQfkJD6LdAEAU7mv6S9zTYac8urHx2qlUw8 0KfuO0KrhCKfCeWXpv5dEcAKo8tAuiepn8O72B4K4/LSMlWhLWWt4V/sHpi1QvbMXVXu 4lQvLMM2fnrudKXb8BNC4r55UCPZqK4SNScfXi5p0K96hCV26BQgWpkgmc/uBq4kOkFy D9AnRsv4BQ1F21NTwHiVHFNqz/2E1/Dn7cUTtBGjAoZklXzuw2e1RfwxdiHdygzOObjG tuPGrN/gWIqiWzLIwOMCD/pG/oCd4xz5/F5Sk+TJMlKuQ8lmyYNYIDv7iiLVyUc+qqqq vT0Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:references :in-reply-to:message-id:date:subject:cc:to:from; bh=TtosbAZNAxxMMLLyEyZXR2vvFq4l30QwQDZvkypgOvc=; b=T2JcItUl7UjbGrAUxzyLAd9m+4o+n/wL7ju7u0ilyPB9crhnPnF6K9PdgPWJEAYdHU dj4aGDFb/EKPa11E0KqfwRO8ysgbsl2DelNdZaP7Ws8SJ/1fHKMBSpsDA6TmDAuwuYnW mMkibQfkiFC7Me1b9hyClXoGoIzGDJkhW2pT587Cq0sGmUVWOXIXxxZKebh3saar7rKa fni/LfmMxjfXHjBhbYP5wBpvV/h0aiL31aGVbVZElX1MEACa5YwH043t6NrE3+bQyIs6 2PY5IKx0l8s2RyUG0x3q9zggRnzKSaqlwXCRwhUPCVAKTzZY71yWYsKnitpsZMzAinZb rL+g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f9-v6si1838162pgi.12.2018.09.05.05.11.55; Wed, 05 Sep 2018 05:12:11 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728054AbeIEQiy (ORCPT + 99 others); Wed, 5 Sep 2018 12:38:54 -0400 Received: from smtp2200-217.mail.aliyun.com ([121.197.200.217]:49842 "EHLO smtp2200-217.mail.aliyun.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726361AbeIEQix (ORCPT ); Wed, 5 Sep 2018 12:38:53 -0400 X-Alimail-AntiSpam: AC=CONTINUE;BC=0.07440536|-1;CH=green;FP=0|0|0|0|0|-1|-1|-1;HT=e01e01542;MF=ren_guo@c-sky.com;NM=1;PH=DS;RN=12;RT=12;SR=0;TI=SMTPD_---.Cmt7onI_1536149311; Received: from localhost(mailfrom:ren_guo@c-sky.com fp:SMTPD_---.Cmt7onI_1536149311) by smtp.aliyun-inc.com(10.147.44.145); Wed, 05 Sep 2018 20:08:31 +0800 From: Guo Ren To: linux-arch@vger.kernel.org, linux-kernel@vger.kernel.org, tglx@linutronix.de, daniel.lezcano@linaro.org, jason@lakedaemon.net, arnd@arndb.de Cc: c-sky_gcc_upstream@c-sky.com, gnu-csky@mentor.com, thomas.petazzoni@bootlin.com, wbx@uclibc-ng.org, ren_guo@c-sky.com, green.hu@gmail.com Subject: [PATCH V3 23/26] clocksource: add gx6605s SOC system timer Date: Wed, 5 Sep 2018 20:08:02 +0800 Message-Id: <6c0933672b786b243fa4b5506acceac209415616.1536138304.git.ren_guo@c-sky.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: References: In-Reply-To: References: Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Changelog: - Add License and Copyright - Use timer-of framework - Change name with upstream feedback - Use clksource_mmio framework Signed-off-by: Guo Ren --- drivers/clocksource/timer-gx6605s.c | 150 ++++++++++++++++++++++++++++++++++++ 1 file changed, 150 insertions(+) create mode 100644 drivers/clocksource/timer-gx6605s.c diff --git a/drivers/clocksource/timer-gx6605s.c b/drivers/clocksource/timer-gx6605s.c new file mode 100644 index 0000000..10194c9 --- /dev/null +++ b/drivers/clocksource/timer-gx6605s.c @@ -0,0 +1,150 @@ +// SPDX-License-Identifier: GPL-2.0 +// Copyright (C) 2018 Hangzhou C-SKY Microsystems co.,ltd. + +#include +#include +#include + +#include "timer-of.h" + +#define CLKSRC_OFFSET 0x40 + +#define TIMER_STATUS 0x00 +#define TIMER_VALUE 0x04 +#define TIMER_CONTRL 0x10 +#define TIMER_CONFIG 0x20 +#define TIMER_DIV 0x24 +#define TIMER_INI 0x28 + +#define GX6605S_STATUS_CLR BIT(0) +#define GX6605S_CONTRL_RST BIT(0) +#define GX6605S_CONTRL_START BIT(1) +#define GX6605S_CONFIG_EN BIT(0) +#define GX6605S_CONFIG_IRQ_EN BIT(1) + +static irqreturn_t gx6605s_timer_interrupt(int irq, void *dev) +{ + struct clock_event_device *ce = (struct clock_event_device *) dev; + void __iomem *base = timer_of_base(to_timer_of(ce)); + + writel_relaxed(GX6605S_STATUS_CLR, base + TIMER_STATUS); + + ce->event_handler(ce); + + return IRQ_HANDLED; +} + +static int gx6605s_timer_set_oneshot(struct clock_event_device *ce) +{ + void __iomem *base = timer_of_base(to_timer_of(ce)); + + /* reset and stop counter */ + writel_relaxed(GX6605S_CONTRL_RST, base + TIMER_CONTRL); + + /* enable with irq and start */ + writel_relaxed(GX6605S_CONFIG_EN | GX6605S_CONFIG_IRQ_EN, base + TIMER_CONFIG); + + return 0; +} + +static int gx6605s_timer_set_next_event(unsigned long delta, struct clock_event_device *ce) +{ + void __iomem *base = timer_of_base(to_timer_of(ce)); + + /* use reset to pause timer */ + writel_relaxed(GX6605S_CONTRL_RST, base + TIMER_CONTRL); + + /* config next timeout value */ + writel_relaxed(ULONG_MAX - delta, base + TIMER_INI); + writel_relaxed(GX6605S_CONTRL_START, base + TIMER_CONTRL); + + return 0; +} + +static int gx6605s_timer_shutdown(struct clock_event_device *ce) +{ + void __iomem *base = timer_of_base(to_timer_of(ce)); + + writel_relaxed(0, base + TIMER_CONTRL); + writel_relaxed(0, base + TIMER_CONFIG); + + return 0; +} + +static struct timer_of to = { + .flags = TIMER_OF_IRQ | TIMER_OF_BASE | TIMER_OF_CLOCK, + .clkevt = { + .rating = 300, + .features = CLOCK_EVT_FEAT_DYNIRQ | + CLOCK_EVT_FEAT_ONESHOT, + .set_state_shutdown = gx6605s_timer_shutdown, + .set_state_oneshot = gx6605s_timer_set_oneshot, + .set_next_event = gx6605s_timer_set_next_event, + .cpumask = cpu_possible_mask, + }, + .of_irq = { + .handler = gx6605s_timer_interrupt, + .flags = IRQF_TIMER | IRQF_IRQPOLL, + }, +}; + +static u64 notrace gx6605s_sched_clock_read(void) +{ + void __iomem *base; + + base = timer_of_base(&to) + CLKSRC_OFFSET; + + return (u64) readl_relaxed(base + TIMER_VALUE); +} + +static void gx6605s_clkevt_init(void __iomem *base) +{ + writel_relaxed(0, base + TIMER_DIV); + writel_relaxed(0, base + TIMER_CONFIG); + + clockevents_config_and_register(&to.clkevt, timer_of_rate(&to), 2, ULONG_MAX); +} + +static int gx6605s_clksrc_init(void __iomem *base) +{ + writel_relaxed(0, base + TIMER_DIV); + writel_relaxed(0, base + TIMER_INI); + + writel_relaxed(GX6605S_CONTRL_RST, base + TIMER_CONTRL); + + writel_relaxed(GX6605S_CONFIG_EN, base + TIMER_CONFIG); + + writel_relaxed(GX6605S_CONTRL_START, base + TIMER_CONTRL); + + sched_clock_register(gx6605s_sched_clock_read, 32, timer_of_rate(&to)); + + return clocksource_mmio_init(base + TIMER_VALUE, "gx6605s", timer_of_rate(&to), + 200, 32, clocksource_mmio_readl_up); +} + +static int __init gx6605s_timer_init(struct device_node *np) +{ + int ret; + + /* + * The timer driver is for nationalchip gx6605s SOC and there are two same timer + * in gx6605s. We use one for clkevt and another for clksrc. + * + * The timer is mmio map to access, so we need give mmio addres in dts. + * + * It provides a 32bit countup timer and interrupt will be caused by count-overflow. + * So we need set-next-event by ULONG_MAX - delta in TIMER_INI reg. + * + * The counter at 0x0 offset is clock event. + * The counter at 0x40 offset is clock source. + * They are the same in hardware, just different used by driver. + */ + ret = timer_of_init(np, &to); + if (ret) + return ret; + + gx6605s_clkevt_init(timer_of_base(&to)); + + return gx6605s_clksrc_init(timer_of_base(&to) + CLKSRC_OFFSET); +} +TIMER_OF_DECLARE(csky_gx6605s_timer, "csky,gx6605s-timer", gx6605s_timer_init); -- 2.7.4