Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp419351imm; Thu, 6 Sep 2018 04:45:51 -0700 (PDT) X-Google-Smtp-Source: ANB0VdagydYyOhxneza600T+1SSt69xI7HxuV/Omu880wRATKiMLN4kkMSKR4ibxeSwVD6Wo7tti X-Received: by 2002:a62:de04:: with SMTP id h4-v6mr2347561pfg.258.1536234351447; Thu, 06 Sep 2018 04:45:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1536234351; cv=none; d=google.com; s=arc-20160816; b=0TLk9/75o0kgpZ79rPRAn8OSctrOtJsJiI3jtvj/ONmT/eKueys1kkUy0id0itJPJ9 9tNjhqywUykAZLRNacUTcNsVl92wDAJvUixIGsdJ1W3ku5pRfE4NGqAl67CswxTW26wM PyVGjhYe0cTu9RfJSW0QthAsLEfMygwDHqAhpPx9HmtXB+77cynN5NoenCJ5bZmqHAvg Jg8P5HxuIaqriXp2L8Tzwu+mIw/dTzyMQrXm3PrAqh2/4OUz1pheJ99QOMstNboM6faD UYYVjeff1MMZXUO2si0lEqhITeAkwjImUDlPU0Q4LBpOR835MT66xfVjGqyNnTCUKMf5 qY/g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:dkim-signature; bh=z6pUL03UWwpP1L/tnwoe48VBijcEjvJrJc3cYjSNcu4=; b=d/T0EF1jN5CZ3iGsbLfmnTYReL1vWgkMpV79iRRiZhUmuUl+AENX4gbd8cu2awuq13 fpZYd4n/CZEfRf08LEFyypoxzir+w5DZ13gw6gnNB9vrGECqljtn3BV1WMtVga64NRYs RdgTwb9OGaMCnypGGMJY/8s++eupf0Zyb+u4NAA65oaFcxB6H2p5VSs4NU8bwf9O+iN6 jJoelmiBh8+PR4VoAuaJh7OhR7plzTATX1VltWzzF3aXSOobaevdWJnmqmVBUiCtO6Kq p2UZCBK+QcjZBRA6DoU+4EnKSV1iVOt2Ta3bMRdRLDNx+XC5v8oLkmXsuLyclWO8TQFo qRIw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="esIya/48"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s17-v6si4849272pgi.284.2018.09.06.04.45.36; Thu, 06 Sep 2018 04:45:51 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="esIya/48"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727764AbeIFPmu (ORCPT + 99 others); Thu, 6 Sep 2018 11:42:50 -0400 Received: from mail-it0-f68.google.com ([209.85.214.68]:53478 "EHLO mail-it0-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725978AbeIFPmu (ORCPT ); Thu, 6 Sep 2018 11:42:50 -0400 Received: by mail-it0-f68.google.com with SMTP id p79-v6so14160281itp.3 for ; Thu, 06 Sep 2018 04:07:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=z6pUL03UWwpP1L/tnwoe48VBijcEjvJrJc3cYjSNcu4=; b=esIya/48OXNqVRjwuXCfh9WH8HaJn0hWztUErKEbE0jf4YumR/l4bNsghjlMCZDJwU i5hSniZWkLqR+mWUHsyZCpYABXRuzPBIbAM/JcjxCnWFB+vd2BKIFQ2smGQsKlDhrpMc TRLyQdN5AxqiThHWtEI89/TwosSrJUzZ8nNKg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=z6pUL03UWwpP1L/tnwoe48VBijcEjvJrJc3cYjSNcu4=; b=ZwJvvQlxwDidrd7Nnyd0eqPMXF3tqjT6VHNJkyey8NkuL4y2fvD+nEloGRyqZRAtuf 4PM7CdHzxWE8lR8ftRVnlqXvXkUZMH/O+0/YgtXJLPntOvcKTD7Ot2Duq/PxQdZKO4K2 w/cbKFdoPQc99D3hUR/+8UNv0ZM8tx3r/hbtzol6xJGSnO98HyQw+rFroMxrym3PyLkg El8yrxfJxSKQw1rJwE/p4hJl1TmUAdDcMeDomxVIeQBoROUhyWFklICFkqPRsF1RdJtb yDhfkYlc1c02+ZHfpWNr8gLiAXHKdgDVL78aesXI4273nevWk3Rjk2wfEiOpqRNEJ0qy C0jw== X-Gm-Message-State: APzg51B1YnWAbIAapVeDpBuK/E00mSajvVOTNdEYZ6jCrE1hXtkHPnHn Ht5jN9KXQZXBDdJDS+nkXpd/j4xxLoMaD+SBE9ITtQ== X-Received: by 2002:a24:144:: with SMTP id 65-v6mr1951657itk.62.1536232073979; Thu, 06 Sep 2018 04:07:53 -0700 (PDT) MIME-Version: 1.0 References: <20180905052113.21262-1-stefan@agner.ch> <4035252.QuWadVx7pr@avalon> <1569297.pdEFdpi3HS@avalon> In-Reply-To: From: Linus Walleij Date: Thu, 6 Sep 2018 13:07:41 +0200 Message-ID: Subject: Re: [PATCH 1/6] drm/bridge: use bus flags in bridge timings To: Stefan Agner Cc: Laurent Pinchart , Dave Airlie , Rob Herring , Mark Rutland , Shawn Guo , Sascha Hauer , Philipp Zabel , Sascha Hauer , Fabio Estevam , NXP Linux Team , Archit Taneja , Andrzej Hajda , Gustavo Padovan , Maarten Lankhorst , sean@poorly.run, Marcel Ziswiler , max.krummenacher@toradex.com, "open list:DRM PANEL DRIVERS" , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , Linux ARM , "linux-kernel@vger.kernel.org" Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Sep 5, 2018 at 8:32 PM Stefan Agner wrote: > On 05.09.2018 00:44, Laurent Pinchart wrote: > Good point! I actually really don't like that we use the same flags here > but from a different perspective. Especially since the flags defines > document things differently: > > /* drive data on pos. edge */ > #define DRM_BUS_FLAG_PIXDATA_POSEDGE (1<<2) > /* drive data on neg. edge */ > #define DRM_BUS_FLAG_PIXDATA_NEGEDGE (1<<3) Maybe a stupid comment from my side, but can't we just change the documentation to match the usecases? /* Trigger pixel data latch on positive edge */ #define DRM_BUS_FLAG_PIXDATA_POSEDGE (1<<2) > Using the opposite perspective would also need translation in crtc > drivers... So far no driver uses sampling_edge. > > I would prefer if we always use the meaning as documented by the flags. > > I guess we would need to convert DRM_BUS_FLAG_PIXDATA_POSEDGE -> > DRM_BUS_FLAG_PIXDATA_NEGEDGE. > > Linus Walleij, you added sampling edge, any thoughts? I just thought it was generally useful to have triggering edge encoded into the bridge as it makes it clear that this edge is something that is a delayed version of the driving edge which is subject to clock skew caused by the speed of electrons in silicon and copper and slew rate caused by parasitic capacitance. Yours, Linus Walleij