Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp1047828imm; Thu, 6 Sep 2018 14:31:04 -0700 (PDT) X-Google-Smtp-Source: ANB0VdaJhehv+rtfb4P6pUJADLAwFqsyewJ8lulaIceOZ8/bPbHYioK36mNL/4cpFzPLCE5IaktY X-Received: by 2002:a17:902:bc4b:: with SMTP id t11-v6mr4746637plz.262.1536269464393; Thu, 06 Sep 2018 14:31:04 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1536269464; cv=none; d=google.com; s=arc-20160816; b=AFD7GcezelBtxOegdnX1ypXEoom7PtBGpta66T7js8iezEaEItlpmaXO+eMR1ojvfj 3w4k8J2/V9eQIeU8O/efAsdRK5MXGQYL+vjPHR8xXaEi4i1MtMj8fmVQjtSRMH4rhbfu hfXxbeTn+yz+c+KTQKbse/tXaBeAqh4XlKVVQio0cckek+BdZY+YR1RJF+hn4KGGRw28 n6P13v2kjKt+4AJKXqaKAK7EQ62JeXhJwbyOkP8SWDmOzCCPok87yr0rtyUyLM7U1RBN Oe7YnbeEsXHWcxefhJ2sHjENG25FXbeF9Du8eV+um2Db3zxRq6n+V4C0UgEp+HDf+oxW ATaA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:subject:cc:to:from:date; bh=757nFeJkkMyylSTtmQiPI9XocavvPoQblqG/cxc+PS8=; b=aLLZ+xr1IPnu7/Rlvn9eJU04rAonO5HY++nsFuPKpH21DZg2ieT4wRde9KbnPqqR/P IkpSdgOrJYNhWDtCK7+96l8e3dS6F9SOGAA7FKjpdyLu0Fpde4KP4H7yyiOKwyhYLD+x HBaO3Psz2QxkEPZetJ/tZNx5C7UdyKcfJBH9tRpR03UkE3v25CBSlWHuggnvqiH0wMb5 xcjyeEPKJsYl9qvzt4DzqfsO+r4axRiHVB3vcAhi0LREs5ryzlrLa+ZBWZHTSCNkSXTw /JFnXfRsgCnpefhbD57NmIwgUnxLZFkMSTRxQvFu3Iafeq9bUWohcwQBPGvUMDuyZ0sE K21w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h11-v6si6560570plk.141.2018.09.06.14.30.49; Thu, 06 Sep 2018 14:31:04 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730094AbeIGBVy (ORCPT + 99 others); Thu, 6 Sep 2018 21:21:54 -0400 Received: from mail.bootlin.com ([62.4.15.54]:41485 "EHLO mail.bootlin.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727629AbeIGBVx (ORCPT ); Thu, 6 Sep 2018 21:21:53 -0400 Received: by mail.bootlin.com (Postfix, from userid 110) id 84B54208BE; Thu, 6 Sep 2018 22:44:41 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on mail.bootlin.com X-Spam-Level: X-Spam-Status: No, score=-1.0 required=5.0 tests=ALL_TRUSTED,SHORTCIRCUIT, URIBL_BLOCKED shortcircuit=ham autolearn=disabled version=3.4.0 Received: from bbrezillon (unknown [91.160.177.164]) by mail.bootlin.com (Postfix) with ESMTPSA id 8D1C5208AF; Thu, 6 Sep 2018 22:44:24 +0200 (CEST) Date: Thu, 6 Sep 2018 22:44:22 +0200 From: Boris Brezillon To: Marcel Ziswiler Cc: linux-mtd@lists.infradead.org, Marcel Ziswiler , Miquel Raynal , linux-kernel@vger.kernel.org, Marek Vasut , Brian Norris , Richard Weinberger , David Woodhouse Subject: Re: [PATCH 2/2] mtd: nand: esmt: retrieve ecc requirements from 5th id byte Message-ID: <20180906224422.4be710c8@bbrezillon> In-Reply-To: <20180906084922.14845-2-marcel@ziswiler.com> References: <20180906084922.14845-1-marcel@ziswiler.com> <20180906084922.14845-2-marcel@ziswiler.com> X-Mailer: Claws Mail 3.15.0-dirty (GTK+ 2.24.31; x86_64-pc-linux-gnu) MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, 6 Sep 2018 10:49:22 +0200 Marcel Ziswiler wrote: > From: Marcel Ziswiler > > This patch enables support to read the ECC level from the NAND flash > using ESMT SLC NAND ID byte 5 information as documented e.g. in the > following data sheet: > > https://www.esmt.com.tw/upload/pdf/ESMT/datasheets/F59L1G81LA(2Y).pdf > > Signed-off-by: Marcel Ziswiler > > --- > > drivers/mtd/nand/raw/nand_esmt.c | 46 ++++++++++++++++++++++++++++++++++++++++ > 1 file changed, 46 insertions(+) > create mode 100644 drivers/mtd/nand/raw/nand_esmt.c > > diff --git a/drivers/mtd/nand/raw/nand_esmt.c b/drivers/mtd/nand/raw/nand_esmt.c > new file mode 100644 > index 000000000000..360d351ac043 > --- /dev/null > +++ b/drivers/mtd/nand/raw/nand_esmt.c > @@ -0,0 +1,46 @@ > +// SPDX-License-Identifier: GPL-2.0 > +/* > + * Copyright (C) 2018 Toradex AG > + * > + * Author: Marcel Ziswiler > + */ > + > +#include > + > +static void esmt_nand_decode_id(struct nand_chip *chip) > +{ > + nand_decode_ext_id(chip); > + > + /* Extract ECC requirements from 5th id byte. */ > + if (chip->id.len >= 5 && nand_is_slc(chip)) { > + chip->ecc_step_ds = 512; > + switch (chip->id.data[4] & 0x3) { > + case 0x0: > + chip->ecc_strength_ds = 4; > + break; > + case 0x1: > + chip->ecc_strength_ds = 2; > + break; > + case 0x2: > + chip->ecc_strength_ds = 1; > + break; > + default: > + WARN(1, "Could not get ECC info"); > + chip->ecc_step_ds = 0; > + break; > + } > + } > +} > + > +static int esmt_nand_init(struct nand_chip *chip) > +{ > + if (nand_is_slc(chip)) > + chip->bbt_options |= NAND_BBT_SCAN2NDPAGE; > + > + return 0; > +} > + > +const struct nand_manufacturer_ops esmt_nand_manuf_ops = { > + .detect = esmt_nand_decode_id, > + .init = esmt_nand_init, > +}; Looks like you forgot to hook the new esmt_nand_manuf_ops to the ESMT entry (in the nand_manufacturer table), so as is, the patch is not exactly adding support for ECC req parsing ;-).