Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp1156822imm; Thu, 6 Sep 2018 16:49:34 -0700 (PDT) X-Google-Smtp-Source: ANB0VdaAfPb2hEpuHSw5In8EkVyppQqv4UNEC+vrPaVtU+W/bhdQGEz95OMkCwTNiXGqLOU6BiC8 X-Received: by 2002:a17:902:9a0c:: with SMTP id v12-v6mr5228722plp.159.1536277774450; Thu, 06 Sep 2018 16:49:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1536277774; cv=none; d=google.com; s=arc-20160816; b=TCYUoXsarMirZKmCHpNfiuvSIPQjgyh1E728WyWQRRXZN3ExRov+yUlnW5t8vegAmn DA8DYy+oKLXzezvQ3xCxO7w0Z7RzIc9qPzJfCoJyOcvrOWiLq3GBuozzfCcYsMyD0c6g Ns2aZ3P9tqNtf9/Y/nXnodTHcE0Li940p0AXwwHKUayEsRTLagzxnd0v8e2KpWndwNDg GFOQlU1ys7BTwxUIHfqAko1UrUt+i2dJoUUAC5JK1SbFq5t6/dejgyKXI8zKDOw5oPu+ Y0CJvrGKqCoafBHghIb0SSz76OpWP9gR4Kb9gG+wzO1htTmpoEKZ+o1XhrC4gkiaOrWx Wcsg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature; bh=Dl4CLM6q7zOJqIy8RkTGv4ePUE33y8Gam9cCZdubahQ=; b=v78F15DVgIz5R3iWNO/QlwVI8xD30D8RaWlSaPBpQJwRnSwR5q0uFuwnqPKdOgQVTS TvCSt0j59zbUTw6iNfkJJ74CARm1q38Ozjb/Hn7+eoO0RydrJj3RGIKGivPCzKnHpIwZ 8ehhNYIcOAjPFn/9znJb3qOHNfRJiySClnl7VY3OO9vSiyHyJdKC+vshXydVRaqLzPW/ yerAUNi2vb6TFbqs+wNO2qc+DTzgS8VqUptQaWRrPDvXFWSdfgDHs4+WwfoL45aWnU7m 4ggnGxuFyBIjLuyyjTAhIoKZaXDZD/YlZIq5dvRRukNc0hp7M4pwq8mYY2rtFPAjch8A IHMw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@agner.ch header.s=dkim header.b=OkDaMZ3M; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id o20-v6si6119984pgh.319.2018.09.06.16.49.19; Thu, 06 Sep 2018 16:49:34 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@agner.ch header.s=dkim header.b=OkDaMZ3M; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726042AbeIGEZB (ORCPT + 99 others); Fri, 7 Sep 2018 00:25:01 -0400 Received: from mail.kmu-office.ch ([178.209.48.109]:50542 "EHLO mail.kmu-office.ch" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725880AbeIGEZB (ORCPT ); Fri, 7 Sep 2018 00:25:01 -0400 Received: from trochilidae.toradex.int (75-146-58-181-Washington.hfc.comcastbusiness.net [75.146.58.181]) by mail.kmu-office.ch (Postfix) with ESMTPSA id 5C61E5C00FA; Fri, 7 Sep 2018 01:47:02 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=agner.ch; s=dkim; t=1536277624; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:content-type:content-transfer-encoding: in-reply-to:references; bh=Dl4CLM6q7zOJqIy8RkTGv4ePUE33y8Gam9cCZdubahQ=; b=OkDaMZ3MiRm9EtFOY9vJ1KIuo1/iMz7YnWjGYhYuRttxY/CfpLWq7SPBCb/uWHCmttEdiz BRgW0+wmFS2GDrSwY6j6VFD58QVVNmhJ6bwE3vrg05/rOMj6PPKcHhvxxc/hC0L31kIaKK JyncySS4OShBx9c507VFJG/00X/11Kw= From: Stefan Agner To: shawnguo@kernel.org, s.hauer@pengutronix.de Cc: robh+dt@kernel.org, mark.rutland@arm.com, marcel.ziswiler@toradex.com, max.krummenacher@toradex.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Stefan Agner Subject: [PATCH] ARM: dts: imx6q-apalis: mux RESET_MOCI# signal Date: Thu, 6 Sep 2018 16:46:58 -0700 Message-Id: <20180906234658.12205-1-stefan@agner.ch> X-Mailer: git-send-email 2.18.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The pinctrl properties on the IOMUXC node get overwritten by the carrier board level device tree, hence the pinctrl_reset_moci pinctrl does not get applied. Associate the pinctrl_reset_moci pinctrl with the PCIe node where we also make use of the pin as a reset GPIO. Since the pin is muxed as a GPIO by default not muxing it explicitly worked fine in practise. Signed-off-by: Stefan Agner --- arch/arm/boot/dts/imx6q-apalis-eval.dts | 2 ++ arch/arm/boot/dts/imx6q-apalis-ixora-v1.1.dts | 2 ++ arch/arm/boot/dts/imx6q-apalis-ixora.dts | 2 ++ arch/arm/boot/dts/imx6qdl-apalis.dtsi | 4 ---- 4 files changed, 6 insertions(+), 4 deletions(-) diff --git a/arch/arm/boot/dts/imx6q-apalis-eval.dts b/arch/arm/boot/dts/imx6q-apalis-eval.dts index 707ac9a46115..0edd3043d9c1 100644 --- a/arch/arm/boot/dts/imx6q-apalis-eval.dts +++ b/arch/arm/boot/dts/imx6q-apalis-eval.dts @@ -196,6 +196,8 @@ }; &pcie { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_reset_moci>; /* active-high meaning opposite of regular PERST# active-low polarity */ reset-gpio = <&gpio1 28 GPIO_ACTIVE_HIGH>; reset-gpio-active-high; diff --git a/arch/arm/boot/dts/imx6q-apalis-ixora-v1.1.dts b/arch/arm/boot/dts/imx6q-apalis-ixora-v1.1.dts index 4e1c8feaef82..b94bb687be6b 100644 --- a/arch/arm/boot/dts/imx6q-apalis-ixora-v1.1.dts +++ b/arch/arm/boot/dts/imx6q-apalis-ixora-v1.1.dts @@ -196,6 +196,8 @@ }; &pcie { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_reset_moci>; /* active-high meaning opposite of regular PERST# active-low polarity */ reset-gpio = <&gpio1 28 GPIO_ACTIVE_HIGH>; reset-gpio-active-high; diff --git a/arch/arm/boot/dts/imx6q-apalis-ixora.dts b/arch/arm/boot/dts/imx6q-apalis-ixora.dts index 469e3d0e2827..302fd6adc8a7 100644 --- a/arch/arm/boot/dts/imx6q-apalis-ixora.dts +++ b/arch/arm/boot/dts/imx6q-apalis-ixora.dts @@ -200,6 +200,8 @@ }; &pcie { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_reset_moci>; /* active-high meaning opposite of regular PERST# active-low polarity */ reset-gpio = <&gpio1 28 GPIO_ACTIVE_HIGH>; reset-gpio-active-high; diff --git a/arch/arm/boot/dts/imx6qdl-apalis.dtsi b/arch/arm/boot/dts/imx6qdl-apalis.dtsi index 05f07ea3e8c8..3dc99dd8dde1 100644 --- a/arch/arm/boot/dts/imx6qdl-apalis.dtsi +++ b/arch/arm/boot/dts/imx6qdl-apalis.dtsi @@ -482,10 +482,6 @@ }; &iomuxc { - /* pins used on module */ - pinctrl-names = "default"; - pinctrl-0 = <&pinctrl_reset_moci>; - pinctrl_apalis_gpio1: gpio2io04grp { fsl,pins = < MX6QDL_PAD_NANDF_D4__GPIO2_IO04 0x130b0 -- 2.18.0