Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp1852392imm; Fri, 7 Sep 2018 07:10:36 -0700 (PDT) X-Google-Smtp-Source: ANB0VdZD8DkaiSyvDn1NKWQxzzU6FXOzPlRQNZINjAxa8fj8NWlEzSeKhyriR1bad01HkAnZrATk X-Received: by 2002:a63:d447:: with SMTP id i7-v6mr8622524pgj.132.1536329436300; Fri, 07 Sep 2018 07:10:36 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1536329436; cv=none; d=google.com; s=arc-20160816; b=H9zoqdljdg8gKxa7H0zAHAz5YfFMbBlK5B7u5TL1YUh873P0bDYHFItRVH2LPTwbm7 FBNFrCnNZi1hGQxagm9JN2y7zM1YtoZgJ8Q3FbALlzBtdP8KLOnBkWPK5THYRDVXiOuo OgOD8uEk+7RrD+LEeajrA2ea3gsxKmhtb5IG+pxGRQ347wst4FRJl4WuGUnF2I7azneb E30Zq4ltz686edkU9Ya/WfaGH+ZIyh1LQWge8+Tmujng4nfdL/GDsyZcgsyz7gWCpGrs cZYeuR+Pr+YFOj3tWIansBR+zSWgoM8ATBq4igu/2wfGH47uhTq7LE3vUS8MEWXCVnhl XZkw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=Tj0ll4yTHnBeKe2cf9sVVQHFGmvtS9l7A6CgHdUNV/0=; b=HY8x1vdH/ePAVT9Oadpy6WvPMa+R+4YzYMIxsDej/OlRLSEwEVDuqGhtwfTViVu8bG a61SdHGvmLM0BYb83FwNHPKvZpfrHVsx+2xTzA2ipzbWz33zlnuHOd2EDeBo2SyBwh1N Bc2cqj/qGP7LSTmO7dX0nRFl/Yc5HpPTEYZktPz5OC02pdIS4pTiNprU1znosehD+r/2 R76UAYckCvgv/qnI/fLwCsJ0rwhQWXNp/rIlSKdXviBaIOIEuiGbVNaKplogqYtV9oew HT/qK0KEopyYM10udiYLVhGt4+DGPAEYBijF3NFzA03ftUrPpuLxUw6SPhadyZ/s2eiU bXMg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 9-v6si9082184pgq.229.2018.09.07.07.10.21; Fri, 07 Sep 2018 07:10:36 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728914AbeIGQtW (ORCPT + 99 others); Fri, 7 Sep 2018 12:49:22 -0400 Received: from mail-sh2.amlogic.com ([58.32.228.45]:25602 "EHLO mail-sh2.amlogic.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727629AbeIGQtV (ORCPT ); Fri, 7 Sep 2018 12:49:21 -0400 Received: from [10.18.19.215] (10.18.19.215) by mail-sh2.amlogic.com (10.18.11.6) with Microsoft SMTP Server (TLS) id 15.0.1320.4; Fri, 7 Sep 2018 20:09:04 +0800 Subject: Re: [PATCH v3 0/2] arm64: dts: meson-g12a: Introduce new DT files for Meson-G12A SoC To: Jerome Brunet , Kevin Hilman , CC: Rob Herring , Neil Armstrong , Carlo Caione , Jian Hu , Yixun Lan , Hanjie Lin , Qiufang Dai , Victor Wan , , , References: <1534243121-33589-1-git-send-email-jianxin.pan@amlogic.com> <170648ffb748c7b3890f5d7293920873efd16e30.camel@baylibre.com> From: Jianxin Pan Message-ID: Date: Fri, 7 Sep 2018 20:09:04 +0800 User-Agent: Mozilla/5.0 (Windows NT 10.0; WOW64; rv:60.0) Gecko/20100101 Thunderbird/60.0 MIME-Version: 1.0 In-Reply-To: <170648ffb748c7b3890f5d7293920873efd16e30.camel@baylibre.com> Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: 7bit X-Originating-IP: [10.18.19.215] X-ClientProxiedBy: mail-sh2.amlogic.com (10.18.11.6) To mail-sh2.amlogic.com (10.18.11.6) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 8/14/2018 7:58 PM, Jerome Brunet wrote: > On Tue, 2018-08-14 at 18:38 +0800, Jianxin Pan wrote: >> This attempt will try to add new DT files to support Meson-G12A SoC. >> >> 1) first, Please notice that, in this patch series, the DT node about 16M reserved >> memory for hwrom is removed, since it's not needed by G12A SoC. >> 2) second, the pclk for uart_AO need to be fixed once G12A clock_ao driver is >> merged. In this version, it rely on bootloader to enable the pclk gate which >> belong to AO clock domain. Please add clk_ignore_unused to bootargs. >> >> Changes since v2 [1]: >> - reorder subnodes >> - collect Rob's Reviewed-by >> >> Changes since v1 [0]: >> - fix signoff typo >> - order subnodes by addresses when there is one and alphabetically when there is none >> >> [0] https://lore.kernel.org/lkml/1533802951-49919-2-git-send-email-jianxin.pan@amlogic.com/ >> >> Jianxin Pan (2): >> dt-bindings: arm: amlogic: Add Meson G12A binding >> arm64: dts: meson-g12a: add initial g12a s905d2 SoC DT support >> >> Documentation/devicetree/bindings/arm/amlogic.txt | 6 + >> arch/arm64/boot/dts/amlogic/Makefile | 1 + >> arch/arm64/boot/dts/amlogic/meson-g12a-u200.dts | 22 +++ >> arch/arm64/boot/dts/amlogic/meson-g12a.dtsi | 172 ++++++++++++++++++++++ >> 4 files changed, 201 insertions(+) >> create mode 100644 arch/arm64/boot/dts/amlogic/meson-g12a-u200.dts >> create mode 100644 arch/arm64/boot/dts/amlogic/meson-g12a.dtsi >> > > Series looks good as far as I can tell > > Reviewed-by: Jerome Brunet > > . > Hi Kevin, this series are tested on latest v4.20/integ.