Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp2763244imm; Mon, 10 Sep 2018 06:13:15 -0700 (PDT) X-Google-Smtp-Source: ANB0VdY6eqh2BjWmKu19WlilILvLcv1w/aayVazbqsK5ccHXV/4JaQes6OCCgJlvlUQ9tH61Uu9y X-Received: by 2002:a63:d348:: with SMTP id u8-v6mr5505856pgi.420.1536585195260; Mon, 10 Sep 2018 06:13:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1536585195; cv=none; d=google.com; s=arc-20160816; b=HgbqXO22ynXKsaX/DfCVRfdyPyufe0E6o8W04WBNUOvcPoNo75TKqYcnvtcv6Q9Ynh +Iy9//+3TnHe66XB28ZEe7ajUhoL7WTVwrfg6tI0f2IJQVklZhhzttrbv/7Bnm38x0hA N5cWnXJ9jf4uPJdPPIkYxSROyvWjM1PwEm7scJHoHEeZmLv5oUaKvvfrRO3kTnsQrvHp k4OI+S73/2mbrekKThBi2Da5exEfCkC6Kln9GvmMXYCko+SX4RLHjV9U8b0L4B5YhIH5 ystfAY4pzHqenO2CUjtlPYJ7TD4a+HdZ6ZTLVehdtS1r8p/HS7Hlqsc37/+T9phmtSge BM5w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version; bh=NDg+dlr9c5bFJibqiT+fXGWyD22f9cgMHfDNhWtyXOU=; b=CLQp8xdq+8srpWBWX7vB+di4LZ0oyuU9xT9Q2ROnNUxa9Zf+wvYBraXDN0QOfFXHpx Q4KNh5sH9zt4mSOKsOvH3WqmRpvymYs+VviwoMN5Wqgq6jZMj7MmmOKCKq9RhT6wXEtM 9rs8OdJd0UFuvKTP/uNeSb/ft9Zu2wkC6DfDXkImBUbesjuLcGrMvkXm9q1oNYwobk66 WMmzaMub9xyFpx9TmLeY7C/lkNvMwxHMiqGHE7Vrp8swFnCV5jYH3R7ue+wWPIA5Xslx MxkiYBCQhMeTkSe7PB8Lj7fBxvOH+Ef32fpkZkDi6Gs1UpRVX0p6yjQEvHD9c60HSAz5 pbGw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i189-v6si17773877pgd.668.2018.09.10.06.12.57; Mon, 10 Sep 2018 06:13:15 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728513AbeIJSF3 (ORCPT + 99 others); Mon, 10 Sep 2018 14:05:29 -0400 Received: from mail-vk0-f66.google.com ([209.85.213.66]:44250 "EHLO mail-vk0-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727269AbeIJSF3 (ORCPT ); Mon, 10 Sep 2018 14:05:29 -0400 Received: by mail-vk0-f66.google.com with SMTP id 125-v6so259083vke.11; Mon, 10 Sep 2018 06:11:27 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=NDg+dlr9c5bFJibqiT+fXGWyD22f9cgMHfDNhWtyXOU=; b=I3KfbGyFejQ3520ts1We47c7stqyqVEWTUM7G+qi3aMOxsmBT4nmP3PUXvqWqltWBn Jvj76CnnZDee2GC3XsVdEYeAChdJAt5xH+OCqUaoYsBBsnBJif6zwSg2ZWVLVLABzX97 7igcnnnu8/M9SjhFvqYfIy4IOswFyzZgxgGkJcu9BxrYBvegjqF+KiWl5OUlShoNuvYY w5Ue7E4u+s9WKtPKkC/IcYE2v3Ibo8HZm9xiKrInN6OgwvKl+ZHi+NCWx1Nw30bnpead GpYQAbYZ95dCDlFOp1nSykayr/S0oSgwNr1a9d7GO+QbJ8T/7rUsFj8OhSkzc1d75JFp o66w== X-Gm-Message-State: APzg51BNe1GaPcr9k3/6T2JHzc4Mn3qcL8ejW3YXi+a0grEPLtirfDkb dbMGn9KcDV+ZAzTuj5d0Kd55rvEjA9SHb+EMtpn/03/d X-Received: by 2002:a1f:1246:: with SMTP id 67-v6mr6325456vks.82.1536585087190; Mon, 10 Sep 2018 06:11:27 -0700 (PDT) MIME-Version: 1.0 References: <1535714796-2211-1-git-send-email-phil.edworthy@renesas.com> In-Reply-To: <1535714796-2211-1-git-send-email-phil.edworthy@renesas.com> From: Geert Uytterhoeven Date: Mon, 10 Sep 2018 15:11:15 +0200 Message-ID: Subject: Re: [PATCH] clk: renesas: r9a06g032: Fix UART34567 clock rate To: Phil Edworthy Cc: Michael Turquette , Stephen Boyd , Linux-Renesas , linux-clk , Linux Kernel Mailing List Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Phil, On Fri, Aug 31, 2018 at 1:26 PM Phil Edworthy wrote: > The clock for UARTs 0 through 2 is UART012, the clock for UARTs 3 through > 7 is UART34567. > For UART012, we stop the clock driver from changing the clock rate. This > is because the Synopsys UART driver simply sets the reference clock to 16x > the baud rate, but doesn't check if the actual rate is within the required > tolerance. The RZ/N1 clock divider can't provide this (we have to rely on > the UART's internal divider to set the correct clock rate), so you end up > with a clock rate that is way off what you wanted. > > In addition, since the clock is shared between multiple UARTs, you don't > want the driver trying to change the clock rate as it may affect the other > UARTs (which may not have been configured yet, so you don't know what baud > rate they will use). Normally, the clock rate is set early on before Linux > to some very high rate that supports all of the clock rates you want. > > This change stops the UART34567 clock rate from changing for the same > reasons. > > Signed-off-by: Phil Edworthy Reviewed-by: Geert Uytterhoeven i.e. will queue in clk-renesas-for-v4.20. Gr{oetje,eeting}s, Geert -- Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org In personal conversations with technical people, I call myself a hacker. But when I'm talking to journalists I just say "programmer" or something like that. -- Linus Torvalds