Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp3117320imm; Mon, 10 Sep 2018 11:18:26 -0700 (PDT) X-Google-Smtp-Source: ANB0VdZbc5UO5RuzxAYCjEWJeK4x6bObE00fJnZSgZkuxzDfUFmDpZbCqVT2yE3bCEhgDtREXfas X-Received: by 2002:a17:902:8ec7:: with SMTP id x7-v6mr23550934plo.336.1536603506705; Mon, 10 Sep 2018 11:18:26 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1536603506; cv=none; d=google.com; s=arc-20160816; b=sk4jJztssFEnfzjIOFeUn06tcxQwdKo4+Hm8+tPOQLU/QdaXzNbN4u/8luqOeMqdYJ 9PZ7ZprFyrsu/XoShWp4KGxZrLZ8mDXU9gShz/lQr2DzDTRcwyfb0hd6001/k5kxnLIV O7iLIPGJo0p/zvPAQ6JoQtRb9OPkM4rCw3cFRILhWCOCpDFhHSVL8le1mXuSlnOurfjA A0DzlMNakeREpybfuwe4eA8KezAkFpyiUIMh44/ugg7/AsRGzXuMQUO1Lju614G/OiRR 5/CbFpRGo0QhU+jfRpeRpg0zeNywHV1+nVUUGGCI2rSatbS+/iLlfdrTPKLCxwxS2F23 aXmA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=R9Xnth8YrLa81jKnCFC8ffyONW3Mj/5TQGJQTFOCIQA=; b=cqXvkpk115saMqbJg2X7YjbXwGMO6Y2Hi9p3qz74JPbJtGt8JECRNNqvDUAjgOT2xu L5LPPhvK+fKXsb+GP1n4B6BxHMRGzsp6oSlHohOMgX/f8vRTHn1mlJ+ek1CM0sg7I7tG 7l4V5aVRNvt1j1773V0r6SyJL6QwNeCeBS0/ugFpmmRBurMzjcIloWPjicvC3UXJ34FR 4k+BTDB+alvtnSHCLL4Mm4MTnsf5dpGOgLgqsa0zSqQddiarDrAc0cJUR4M84mh07cBP 1VvHHYoYCFFk5vMZk4r+H14zXcMGWDMmuVlA2tmceA+TH0yXEbzLDNVJPUj3mONFCdpx LHAw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t80-v6si19113000pfk.228.2018.09.10.11.18.03; Mon, 10 Sep 2018 11:18:26 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728107AbeIJXM4 (ORCPT + 99 others); Mon, 10 Sep 2018 19:12:56 -0400 Received: from mail.skyhub.de ([5.9.137.197]:35288 "EHLO mail.skyhub.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726657AbeIJXM4 (ORCPT ); Mon, 10 Sep 2018 19:12:56 -0400 X-Virus-Scanned: Nedap ESD1 at mail.skyhub.de Received: from mail.skyhub.de ([127.0.0.1]) by localhost (blast.alien8.de [127.0.0.1]) (amavisd-new, port 10026) with ESMTP id XskYpQBOLwSN; Mon, 10 Sep 2018 20:17:35 +0200 (CEST) Received: from zn.tnic (p200300EC2BC6F600329C23FFFEA6A903.dip0.t-ipconnect.de [IPv6:2003:ec:2bc6:f600:329c:23ff:fea6:a903]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.skyhub.de (SuperMail on ZX Spectrum 128k) with ESMTPSA id A46901EC01F6; Mon, 10 Sep 2018 20:17:35 +0200 (CEST) Date: Mon, 10 Sep 2018 20:17:30 +0200 From: Borislav Petkov To: Pu Wen Cc: tglx@linutronix.de, mingo@redhat.com, hpa@zytor.com, x86@kernel.org, thomas.lendacky@amd.com, pbonzini@redhat.com, linux-kernel@vger.kernel.org, linux-arch@vger.kernel.org Subject: Re: [PATCH v6 05/16] perf/x86: Add Hygon Dhyana support to PMU infrastructure Message-ID: <20180910181730.GF4386@zn.tnic> References: <1e7b20df2bb5ebca6d72339f8b4e1453325cef10.1536550550.git.puwen@hygon.cn> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline In-Reply-To: <1e7b20df2bb5ebca6d72339f8b4e1453325cef10.1536550550.git.puwen@hygon.cn> User-Agent: Mutt/1.9.5 (2018-04-13) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Sep 10, 2018 at 09:16:43PM +0800, Pu Wen wrote: > The PMU architecture for Hygon Dhyana CPU is similar to the AMD Family > 17h one. To support Hygon Dhyana PMU, call amd_pmu_init() to share > AMD PMU initialization flow, and change the PMU name to "HYGON". > > The Hygon Dhyana CPU support both legacy and extension PMC MSRs(perf I don't know but for some reason, you are writing "Hygon Dhyana CPU" as being plural. But it is singular: "The Hygon Dhyna CPU supports both ..." ^ ||| > counter registers and event selection registers), so add Hygon Dhyana > support to get bit offset in the similar way as AMD does. "to get bit offset"? > Signed-off-by: Pu Wen > --- > arch/x86/events/amd/core.c | 4 ++++ > arch/x86/events/amd/uncore.c | 20 +++++++++++++------- > arch/x86/events/core.c | 4 ++++ > arch/x86/kernel/cpu/perfctr-watchdog.c | 2 ++ > 4 files changed, 23 insertions(+), 7 deletions(-) With that addressed: Reviewed-by: Borislav Petkov -- Regards/Gruss, Boris. Good mailing practices for 400: avoid top-posting and trim the reply.