Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp1038977imm; Thu, 13 Sep 2018 11:39:06 -0700 (PDT) X-Google-Smtp-Source: ANB0VdaQ7zZ3PDAwOkZmh8X+bMMsfRtnh1J6y/bUH2GWQgACbjMzLDEUZl7mMiefI4NP9Q47FcSU X-Received: by 2002:a17:902:c85:: with SMTP id 5-v6mr8459504plt.141.1536863946140; Thu, 13 Sep 2018 11:39:06 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1536863946; cv=none; d=google.com; s=arc-20160816; b=l/f5PT7wpAZmTf380ueDjZbcF74PmyxRjuv1FhtWUEUEHF8LsKtumFcfRb7zHO+lre iPD+JF4eNfX8MxMy4uwzZ8xU19nq8FZRKKh8Ww1/OyejM9doPRgtViCgzuRNNSoKMMZl phvhyDEBnG1Rs6a8rf13H5ciH64wNr/xENirYicBdRTOv5WRDlkb3fxHpdGqcteksBV7 hUQ272xavY7BBPTSBmXYVJ8ivmqEr0zgezRTd8CMaU9SNc7Cc5FXu26h5djUNwHuj0C3 TR/VKenUR9E6kOxe8P0b8CPIMe4Gp6O7Y65fZ1jixk3mGjj+JWOqnC2MPV6TYcif/tjz jWOQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=ztg2INqcqWsdTt1u3G9ff1Afak/Montmz3ZjRVgHDYw=; b=RYBy4DFt8Xzf+ea3evy924aKIU0nSGiB60wNNpXXWhE9hUtIx/Z8aQPgx2ERzLj3/+ D7DeIifiSqsJa2m1IHF5k/znBQT4J8IJZA6jD20zx1d1jQH1HuwsYrEJxNJN/7fZprEu YJ94T+vyvOP/kp6loO6D1IIg9Qkp3GiE3R4Pg7/sUFakpA/LBgi8JniNo7198bCT5qZS KKgXuAsbFztpvWSykGJzF0RLr63Zx4Iw6Xudnaz+F46d9RnaaVhPWUQtUY8TN22OBFzQ zSffx5o4sCeHwFAFwaGmjZ3wRpATMCfxPJe5tYHGLKtD+LtFxsIX4dyRJnut0NIMDnFv WuPg== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@wdc.com header.s=dkim.wdc.com header.b=exUHV0hm; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=wdc.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j38-v6si4795058pgj.613.2018.09.13.11.38.50; Thu, 13 Sep 2018 11:39:06 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@wdc.com header.s=dkim.wdc.com header.b=exUHV0hm; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=wdc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728342AbeIMXsn (ORCPT + 99 others); Thu, 13 Sep 2018 19:48:43 -0400 Received: from esa4.hgst.iphmx.com ([216.71.154.42]:26981 "EHLO esa4.hgst.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727992AbeIMXrt (ORCPT ); Thu, 13 Sep 2018 19:47:49 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1536863828; x=1568399828; h=from:to:cc:subject:date:message-id:in-reply-to: references; bh=OuyFWfTkug3rB9AJbq2Ei8qu9NGd/jDUUCC71bRCdX0=; b=exUHV0hmGY0v9ioCQ/PlYA8oNoHjK5KN/X3NztuApzRKIsp+CO76gnPW ag/ut1fGwtYPag/anrkUtPZoHMhJL1wFNE8Mapspu2Py8nWjOA8ILF/3S Srr23Hp4v6BTFvQz3gABtVQqZ3pAqzu34rQc6T7wzBfkRtAkV7/qiCYu8 f0zElvtTeSebyVYiO/ed/fEmMp+3idN/ljeokicEyAlniLrZ3VEVW6vSL zufWsZfTIq4mrf65WveFvAkU2aoheO14oOAg+IMn1PSFy+nyfC5t1HbQe ZLZb0nromvCJ4PRag5UzxENF4c72T5A2RP9GXQnvACpfwZVi6LyyMSPeh Q==; X-IronPort-AV: E=Sophos;i="5.53,370,1531756800"; d="scan'208";a="89712012" Received: from uls-op-cesaip01.wdc.com (HELO uls-op-cesaep01.wdc.com) ([199.255.45.14]) by ob1.hgst.iphmx.com with ESMTP; 14 Sep 2018 02:37:07 +0800 Received: from uls-op-cesaip02.wdc.com ([10.248.3.37]) by uls-op-cesaep01.wdc.com with ESMTP; 13 Sep 2018 11:23:38 -0700 Received: from jedi-01.sdcorp.global.sandisk.com (HELO jedi-01.int.fusionio.com) ([10.11.143.218]) by uls-op-cesaip02.wdc.com with ESMTP; 13 Sep 2018 11:37:07 -0700 From: Atish Patra To: palmer@sifive.com, linux-riscv@lists.infradead.org, hch@infradead.org, anup@brainfault.org Cc: mark.rutland@arm.com, atish.patra@wdc.com, tglx@linutronix.de, linux-kernel@vger.kernel.org, Damien.LeMoal@wdc.com, marc.zyngier@arm.com, jeremy.linton@arm.com, gregkh@linuxfoundation.org, jason@lakedaemon.net, catalin.marinas@arm.com, dmitriy@oss-tech.org, ard.biesheuvel@linaro.org, schwab@linux-m68k.org Subject: [PATCH v5 03/12] RISC-V: Filter ISA and MMU values in cpuinfo Date: Thu, 13 Sep 2018 11:36:56 -0700 Message-Id: <1536863825-66808-4-git-send-email-atish.patra@wdc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1536863825-66808-1-git-send-email-atish.patra@wdc.com> References: <1536863825-66808-1-git-send-email-atish.patra@wdc.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Palmer Dabbelt We shouldn't be directly passing device tree values to userspace, both because there could be mistakes in device trees and because the kernel doesn't support arbitrary ISAs. Signed-off-by: Palmer Dabbelt [Atish: checkpatch fix and code comment formatting update] Signed-off-by: Atish Patra Reviewed-by: Christoph Hellwig --- arch/riscv/kernel/cpu.c | 68 ++++++++++++++++++++++++++++++++++++++++++++----- 1 file changed, 61 insertions(+), 7 deletions(-) diff --git a/arch/riscv/kernel/cpu.c b/arch/riscv/kernel/cpu.c index ca6c81e5..1c0bf662 100644 --- a/arch/riscv/kernel/cpu.c +++ b/arch/riscv/kernel/cpu.c @@ -58,6 +58,63 @@ int riscv_of_processor_hart(struct device_node *node) #ifdef CONFIG_PROC_FS +static void print_isa(struct seq_file *f, const char *orig_isa) +{ + static const char *ext = "mafdc"; + const char *isa = orig_isa; + const char *e; + + /* + * Linux doesn't support rv32e or rv128i, and we only support booting + * kernels on harts with the same ISA that the kernel is compiled for. + */ +#if defined(CONFIG_32BIT) + if (strncmp(isa, "rv32i", 5) != 0) + return; +#elif defined(CONFIG_64BIT) + if (strncmp(isa, "rv64i", 5) != 0) + return; +#endif + + /* Print the base ISA, as we already know it's legal. */ + seq_puts(f, "isa\t: "); + seq_write(f, isa, 5); + isa += 5; + + /* + * Check the rest of the ISA string for valid extensions, printing those + * we find. RISC-V ISA strings define an order, so we only print the + * extension bits when they're in order. + */ + for (e = ext; *e != '\0'; ++e) { + if (isa[0] == e[0]) { + seq_write(f, isa, 1); + isa++; + } + } + + /* + * If we were given an unsupported ISA in the device tree then print + * a bit of info describing what went wrong. + */ + if (isa[0] != '\0') + pr_info("unsupported ISA \"%s\" in device tree", orig_isa); +} + +static void print_mmu(struct seq_file *f, const char *mmu_type) +{ +#if defined(CONFIG_32BIT) + if (strcmp(mmu_type, "riscv,sv32") != 0) + return; +#elif defined(CONFIG_64BIT) + if (strcmp(mmu_type, "riscv,sv39") != 0 && + strcmp(mmu_type, "riscv,sv48") != 0) + return; +#endif + + seq_printf(f, "mmu\t: %s\n", mmu_type+6); +} + static void *c_start(struct seq_file *m, loff_t *pos) { *pos = cpumask_next(*pos - 1, cpu_online_mask); @@ -83,13 +140,10 @@ static int c_show(struct seq_file *m, void *v) const char *compat, *isa, *mmu; seq_printf(m, "hart\t: %lu\n", hart_id); - if (!of_property_read_string(node, "riscv,isa", &isa) - && isa[0] == 'r' - && isa[1] == 'v') - seq_printf(m, "isa\t: %s\n", isa); - if (!of_property_read_string(node, "mmu-type", &mmu) - && !strncmp(mmu, "riscv,", 6)) - seq_printf(m, "mmu\t: %s\n", mmu+6); + if (!of_property_read_string(node, "riscv,isa", &isa)) + print_isa(m, isa); + if (!of_property_read_string(node, "mmu-type", &mmu)) + print_mmu(m, mmu); if (!of_property_read_string(node, "compatible", &compat) && strcmp(compat, "riscv")) seq_printf(m, "uarch\t: %s\n", compat); -- 2.7.4