Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp3691814imm; Mon, 17 Sep 2018 01:18:35 -0700 (PDT) X-Google-Smtp-Source: ANB0Vdaz2GOyENPztCR6NeJakG3C9DKldr5xI39FEe2EwG1QVPwoCwTvvptjbfUawctsnvt3pO/M X-Received: by 2002:a63:a319:: with SMTP id s25-v6mr21771201pge.199.1537172315485; Mon, 17 Sep 2018 01:18:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1537172315; cv=none; d=google.com; s=arc-20160816; b=voP7IabL6ky7CVjHUq/+K4x7/+G5zulowMFif6hEzRNrrRYYCHra3f7Q6ZTPhP0Cyn cgbCZjm0oOebPHa6kg3hN3msO9htZ8iVH8D5qdR10zJCWAptPLOkppNLovABwpB57sqp uShQIXubHNCcOCrcUvwo/g4quVER/PNLoXvH7ZnFEtUt0CUH5EcI3LvLEDubfD+TyvNY SBw+O9N95g+r+VIdCgX+AvfwXrxxO/NxXDLkEPFrh5WwVT7bPQBnqZkToE2CpMsdDGpq K6a9FL2WFrSnGmcrznVtF4VJtKrQCEI9izLgvUydy4LsV+vUUskfjlfqk9Gb9R7QEeDM ZURQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature; bh=TIB7yQjYE+QqzbG9qBOn5wslTKOBRUoBSfFZzVS80jg=; b=J1Iw0PY/6+8It4H0zPDEdBK4QWEf5UQLI8QG6cZ7oKiEiAvQRV6glOgsBXAEWtKQc3 j4B5xs+7fMd0ginZP8UCzjzp57iTG0NM2XC4+KFFOWO7S3UjoIW0y/eCqA5hEGbQmFyc NPT8VkR5HwyGXHg4RBBt0CmQoI9SoRnQnDFZybQSonBZ7Xw9PBJyeZL6P+4hb/og3ZAS QMaWH7rFDLJNlb9uu0+0MPE4dtDsX3A0O2zMkcD2h1jPOxz6JgCmKQfaMClHQekhqcL2 2NC/HTkKtT7ibYterU1hg3o1HVW7wX6wT2p1YL4kgrLtPRBI4f/mJ/QGE4cl8bfVCWYb P/eA== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@infradead.org header.s=bombadil.20170209 header.b=WUUgCXdb; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c8-v6si15752961pls.407.2018.09.17.01.18.19; Mon, 17 Sep 2018 01:18:35 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@infradead.org header.s=bombadil.20170209 header.b=WUUgCXdb; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727863AbeIQNoc (ORCPT + 99 others); Mon, 17 Sep 2018 09:44:32 -0400 Received: from bombadil.infradead.org ([198.137.202.133]:39556 "EHLO bombadil.infradead.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727185AbeIQNoc (ORCPT ); Mon, 17 Sep 2018 09:44:32 -0400 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=infradead.org; s=bombadil.20170209; h=In-Reply-To:Content-Type:MIME-Version :References:Message-ID:Subject:Cc:To:From:Date:Sender:Reply-To: Content-Transfer-Encoding:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Id: List-Help:List-Unsubscribe:List-Subscribe:List-Post:List-Owner:List-Archive; bh=TIB7yQjYE+QqzbG9qBOn5wslTKOBRUoBSfFZzVS80jg=; b=WUUgCXdbSoAHxqGq+qz2/beaW H3+0mSWPrVGBn86QF/VPWQXuaULNeqb4K79BmlM/EZqG/G8jf8oeD68tCj2V5PorF5FPtXFNeXsmR Wtjg7zOUoIMKJFMB3CbojwKvudsnJ1FuuX9WFZ9qYYgqID+Wcx8YOLWSmffko+BKJY5tnBLdFYsmr 42KyUj6wZM01DX7vUllVtbLCcFW0kvl2mqT8kF4b71B4dPmpwhzcAKOPVkipOMOrGMJbjkqBv3mxO w7bIhIokG5ECSckKWmVJDADKtpqCrG98g2uwDlFyBb9ENCQ92M1zI74EE+aI+IqdSh6ayhXK5r2FF Yx/mv2RHQ==; Received: from j217100.upc-j.chello.nl ([24.132.217.100] helo=hirez.programming.kicks-ass.net) by bombadil.infradead.org with esmtpsa (Exim 4.90_1 #2 (Red Hat Linux)) id 1g1ojG-0001n4-A5; Mon, 17 Sep 2018 08:17:58 +0000 Received: by hirez.programming.kicks-ass.net (Postfix, from userid 1000) id A254E2058A23B; Mon, 17 Sep 2018 10:17:55 +0200 (CEST) Date: Mon, 17 Sep 2018 10:17:55 +0200 From: Peter Zijlstra To: Guo Ren Cc: linux-arch@vger.kernel.org, linux-kernel@vger.kernel.org, tglx@linutronix.de, daniel.lezcano@linaro.org, jason@lakedaemon.net, arnd@arndb.de, devicetree@vger.kernel.org, andrea.parri@amarulasolutions.com, c-sky_gcc_upstream@c-sky.com, gnu-csky@mentor.com, thomas.petazzoni@bootlin.com, wbx@uclibc-ng.org, green.hu@gmail.com Subject: Re: [PATCH V3 11/27] csky: Atomic operations Message-ID: <20180917081755.GO24124@hirez.programming.kicks-ass.net> References: <93e8b592e429c156ad4d4ca5d85ef48fd0ab8b70.1536757532.git.ren_guo@c-sky.com> <20180912155514.GV24082@hirez.programming.kicks-ass.net> <20180915145512.GA18355@guoren-Inspiron-7460> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20180915145512.GA18355@guoren-Inspiron-7460> User-Agent: Mutt/1.10.0 (2018-05-17) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Sat, Sep 15, 2018 at 10:55:13PM +0800, Guo Ren wrote: > > > +#define ATOMIC_OP_RETURN(op, c_op) \ > > > +#define ATOMIC_FETCH_OP(op, c_op) \ > > For these you could generate _relaxed variants and not provide smp_mb() > > inside them. > Ok, but I'll modify it in next commit. That's fine. Just wanted to let you know about _relaxed() since it will benefit your platform. > > > +#define ATOMIC_OP(op, c_op) \ > > > +static inline void atomic_##op(int i, atomic_t *v) \ > > > +{ \ > > > + unsigned long tmp, flags; \ > > > + \ > > > + raw_local_irq_save(flags); \ > > > + \ > > > + asm volatile ( \ > > > + " ldw %0, (%2) \n" \ > > > + " " #op " %0, %1 \n" \ > > > + " stw %0, (%2) \n" \ > > > + : "=&r" (tmp) \ > > > + : "r" (i), "r"(&v->counter) \ > > > + : "memory"); \ > > > + \ > > > + raw_local_irq_restore(flags); \ > > > +} > > > > Is this really 'better' than the generic UP fallback implementation? > There is a lock irq instruction "idly4" with out irq_save. eg: > asm volatile ( \ > " idly4 \n" \ > " ldw %0, (%2) \n" \ > " " #op " %0, %1 \n" \ > " stw %0, (%2) \n" \ > I'll change to that after full tested. That is pretty nifty, could you explain (or reference me to a arch doc that does) the exact semantics of that "idly4" instruction? > > > +static inline void arch_spin_lock(arch_spinlock_t *lock) > > > +{ > > > + arch_spinlock_t lockval; > > > + u32 ticket_next = 1 << TICKET_NEXT; > > > + u32 *p = &lock->lock; > > > + u32 tmp; > > > + > > > + smp_mb(); > > > > spin_lock() doesn't need smp_mb() before. > read_lock and write_lock also needn't smp_mb() before, isn't it? Correct. The various *_lock() functions only need imply an ACQUIRE barrier, such that the critical section happens after the lock is taken. > > > + > > > +static inline void arch_spin_unlock(arch_spinlock_t *lock) > > > +{ > > > + smp_mb(); > > > + lock->tickets.owner++; > > > + smp_mb(); > > > > spin_unlock() doesn't need smp_mb() after. > read_unlock and write_unlock also needn't smp_mb() after, isn't it? Indeed so, the various *_unlock() functions only need imply a RELEASE barrier, such that the critical section happend before the lock is released. In both cases (lock and unlock) there is a great amount of subtle details, but most of that is irrelevant if all you have is smp_mb(). > > > +/* > > > + * Test-and-set spin-locking. > > > + */ > > > > Why retain that? > > > > same comments; it has far too many smp_mb()s in. > I'm not sure about queued_rwlocks and just for 2-cores-smp test-and-set is > faster and simpler, isn't it? Even on 2 cores I think you can create starvation cases with test-and-set spinlocks. And the maintenace overhead of carrying two lock implementations is non trivial. As to performance; I cannot say, but the ticket lock isn't very expensive, you could benchmark of course.