Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp4047528imm; Mon, 17 Sep 2018 07:25:18 -0700 (PDT) X-Google-Smtp-Source: ANB0VdYzO9pNjOnoqO1EI1MP0SKMdFFGJFF+1TbdGnnggNiR+P431naOeEu77UtORl97O5jlGkFp X-Received: by 2002:a17:902:82c9:: with SMTP id u9-v6mr25095050plz.138.1537194318165; Mon, 17 Sep 2018 07:25:18 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1537194318; cv=none; d=google.com; s=arc-20160816; b=y1pSSuHej0kUvUq7eoSn+rXQfd46IgSB4modkFT1zjsfexXLUs9c9lOgn08QXdUS36 s/IBcxlpcbGyogzvUkFmiyHt9WKpwoWB0WrxG9nqmZ2VnCoynqe3KGQ66AiH13OqFxaw 2ft1xdnhdaxeL/qEpKrgdsaPKIxbakq+M2IviV1ey6oDhRxjqS5XXf4a7yIay3IO99dE TqJMsvhj95So3WaPcYQrh51yOTp4j1ObgYnXBUV4ueA7FvUs6Og2VUESn7Kf6NJj1rRn 22y9YdLiDVULg2JJt7lWEZVzmpuJw2c2ae+IQdg4Cu1o0F17ENdtwGsF8naY/mkpyJ+i FhJg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:dkim-signature; bh=vAq/zfAgFq/a3MgxQZ/0kH7nUP+nvbSPKE5E0Kz4dRY=; b=F6h+3cFXv03bWWlFz2+fDiIWwUkRNHDMcwU4QeqE8tTSxuL2Uco4DlHqxtM4rhydeJ B2BuIKlPnw+BmfM5uIepFzWMNgdPHJhgnWx+kk3sJF1CnGwT/Lm1otPy5IhZqXDTiEaI GdEX9IEEeKVuR5GlFl00i5mRe6Nh00yv/899gZNhFkJF0MO8caVUWbySkV8vr1VXnSa5 N8q+yNc6fm3BEW4XjmsZx3h0kHSdm6Nd+lXkBHB/wm44lI+0+fa12r3eFVNJ2/Ah9DMZ cUDu71LG4lDTOU7D7Bje7fi+ypIAYw0ND46DFQMiBVYedCPQsjH2//onwb9pa5r1DfS/ A1lw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=NzfiiTE1; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l30-v6si14952776pgn.238.2018.09.17.07.24.59; Mon, 17 Sep 2018 07:25:18 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=NzfiiTE1; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728798AbeIQTvX (ORCPT + 99 others); Mon, 17 Sep 2018 15:51:23 -0400 Received: from mail.kernel.org ([198.145.29.99]:45156 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728090AbeIQTvX (ORCPT ); Mon, 17 Sep 2018 15:51:23 -0400 Received: from mail-qt0-f180.google.com (mail-qt0-f180.google.com [209.85.216.180]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 20989214DA; Mon, 17 Sep 2018 14:23:49 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1537194229; bh=wwpD+nKD+NYJolPUicqzvE+SY/l95dZ42cCywe1Q3dQ=; h=References:In-Reply-To:From:Date:Subject:To:Cc:From; b=NzfiiTE1telsxt4Pwo3Ec2Q+TY2DWoRNIkn4lrUczGYKgAt83xdoLcCEAIaNhcr7B FDenFsTO15Jl2JXBxraEjGGN4lWfxbWWf0eB8TgaCwJmfEBKTAFqAk5t+DYTsulajt IY16OIr4lC2UtECBo7LNPTBX3jpDIAnvVAyRROuM= Received: by mail-qt0-f180.google.com with SMTP id m13-v6so15448854qth.1; Mon, 17 Sep 2018 07:23:49 -0700 (PDT) X-Gm-Message-State: APzg51DuQH2wa5qPTLORJ3AI44ci69dQ/d0lnJHq0AbykeGdNr82RdWn wThl5kMNPqkdP7I3FZiVx0bsg0IqkRgELsUD1g== X-Received: by 2002:a0c:d5d3:: with SMTP id h19-v6mr18204974qvi.218.1537194228276; Mon, 17 Sep 2018 07:23:48 -0700 (PDT) MIME-Version: 1.0 References: <162f7f98697cd9d806a1a843c6177bb943ea2b33.1537087118.git.ren_guo@c-sky.com> <20180917062336.GA20555@bogus> <20180917083623.GA1069@guoren> In-Reply-To: <20180917083623.GA1069@guoren> From: Rob Herring Date: Mon, 17 Sep 2018 07:23:36 -0700 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH V5 2/3] dt-bindings: interrupt-controller: C-SKY APB intc To: Guo Ren Cc: Thomas Gleixner , Jason Cooper , Marc Zyngier , Mark Rutland , "linux-kernel@vger.kernel.org" , devicetree@vger.kernel.org Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Sep 17, 2018 at 1:36 AM Guo Ren wrote: > > On Mon, Sep 17, 2018 at 02:23:36AM -0400, Rob Herring wrote: > > On Sun, Sep 16, 2018 at 04:50:03PM +0800, Guo Ren wrote: > > > Signed-off-by: Guo Ren > > > > Needs a commit description. > > > > > --- > > > .../interrupt-controller/csky,apb-intc.txt | 70 ++++++++++++++++++++++ > > > 1 file changed, 70 insertions(+) > > > create mode 100644 Documentation/devicetree/bindings/interrupt-controller/csky,apb-intc.txt > > > > > > diff --git a/Documentation/devicetree/bindings/interrupt-controller/csky,apb-intc.txt b/Documentation/devicetree/bindings/interrupt-controller/csky,apb-intc.txt > > > new file mode 100644 > > > index 0000000..be7c3d1 > > > --- /dev/null > > > +++ b/Documentation/devicetree/bindings/interrupt-controller/csky,apb-intc.txt > > > @@ -0,0 +1,70 @@ > > > +============================== > > > +C-SKY APB Interrupt Controller > > > +============================== > > > + > > > +C-SKY APB Interrupt Controller is a simple soc interrupt controller > > > +on the apb bus and we only use it as root irq controller. > > > + > > > + - csky,apb-intc is used in a lot of csky fpgas and socs, it support 64 irq nums. > > > + - csky,dual-apb-intc consists of 2 apb-intc and 128 irq nums supported. > > > + - csky,gx6605s-intc is gx6605s soc internal irq interrupt controller, 64 irq nums. > > > > Is there a relationship between csky,gx6605s-intc and csky,apb-intc? > They all use pending register to get irq num and use enable register to > mask/unmask. > > > > + - support-pulse-signal: > > > + Usage: select > > > + Description: to support pulse signal flag > > > > What is this for? > This is a level-triger interrupt controller at first, but we want it > to support pulse signal. It means that when the pulse signal coming, > the pending register will hold signals without clear the IFR reg. > > Some C-SKY cpu's socs need this feature to support pulse interrupt > signal. So an edge triggered interrupt. We have a way to support that on a per interrupt basis with a 2nd cell (which you should consider if you may need anyways). But this is a global setting for all interrupts the interrupt controller serves? If so, it's fine, but does need a vendor prefix. Rob