Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp4080026imm; Mon, 17 Sep 2018 07:55:13 -0700 (PDT) X-Google-Smtp-Source: ANB0VdZKO5zEjSjs9fpEGeasFv+dHr2uWgB5ZIdurXarcT7UeWmD6sCi5QSZ1CoMIk7ybTQYMtym X-Received: by 2002:a17:902:a58c:: with SMTP id az12-v6mr25248636plb.339.1537196113097; Mon, 17 Sep 2018 07:55:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1537196113; cv=none; d=google.com; s=arc-20160816; b=k/fBkoTJ2Jr/3YbxY9hWMR/hVW1VPeijfapAotjPVd24EQio8EGi1vqn477Zv3Uxb1 f+U5OaFofGxqtyK53QQ9HeSIIUrAJaulVh55BoWfAbF6NPv0hz3GjYV3mzggotKBccaI uqviFr5dweKLtHvjdq/+Q+QDdI2zZtPMnWL/ODiqq0zvfeCkHvdBbxOOe/aWQbX5LsQ+ oV4H9HWA1R0l5KJKejwI/HZ6ZT1nknm+ClnegA/NJE/uAy/E85It5Sc2FTo6z/JvvlZD WXoM42Zio5piAXxfvu/eF+gfLYiTXCPmOaMlbp+73PJjF3yQank0LRkZr56K08EgLTZf 1YqA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:user-agent:references :message-id:in-reply-to:subject:cc:to:from:date; bh=oiTBCRP10FjLbDAMMo1DXx5N0owS6Ehg1WN5mj36TZE=; b=BGMo9uitM/A++l6eNF46QvUmicjafLf/NRdmzRwZC87w6RnMoPWKcSDkyqtBcpw1WI yU2DZdE0opqqR0LPdQkCk6pmOpiaSh0tSOTA/tbor5mQPyQYk4x43hRvldrtzcXQ4Hdh t0ZkSU219i91ZkfuL28v597PfxrJ2+XNreogRC35hVWLPFDU3OyyXckW8u/ruDahrmZU hMq5/0ktlXW5T3m7ftxPVYhU843Nfal5mdYw3HJEGi3XuUCvSsAFKAqxhckfEpvQ7W9M /tzyK4aMIoZvBYsmkVSbpT5fCVdv34Oaxw9k5K/T4LffiyIdm3xOrJVDewxyzLsd+kzT daDA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y40-v6si15154460pla.229.2018.09.17.07.54.57; Mon, 17 Sep 2018 07:55:13 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728864AbeIQUUz (ORCPT + 99 others); Mon, 17 Sep 2018 16:20:55 -0400 Received: from Galois.linutronix.de ([146.0.238.70]:55303 "EHLO Galois.linutronix.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727870AbeIQUUz (ORCPT ); Mon, 17 Sep 2018 16:20:55 -0400 Received: from hsi-kbw-5-158-153-55.hsi19.kabel-badenwuerttemberg.de ([5.158.153.55] helo=nanos) by Galois.linutronix.de with esmtpsa (TLS1.2:DHE_RSA_AES_256_CBC_SHA256:256) (Exim 4.80) (envelope-from ) id 1g1utO-0000bc-Ig; Mon, 17 Sep 2018 16:52:50 +0200 Date: Mon, 17 Sep 2018 16:52:44 +0200 (CEST) From: Thomas Gleixner To: Christoph Hellwig cc: Atish Patra , palmer@sifive.com, linux-riscv@lists.infradead.org, mark.rutland@arm.com, robh@kernel.org, Damien.LeMoal@wdc.com, marc.zyngier@arm.com, anup@brainfault.org, linux-kernel@vger.kernel.org Subject: Re: [RFC 3/3] RISC-V: Remove per cpu clocksource In-Reply-To: <20180917143550.GC15588@infradead.org> Message-ID: References: <1536962096-233842-1-git-send-email-atish.patra@wdc.com> <1536962096-233842-4-git-send-email-atish.patra@wdc.com> <20180917143550.GC15588@infradead.org> User-Agent: Alpine 2.21 (DEB 202 2017-01-01) MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII X-Linutronix-Spam-Score: -1.0 X-Linutronix-Spam-Level: - X-Linutronix-Spam-Status: No , -1.0 points, 5.0 required, ALL_TRUSTED=-1,SHORTCIRCUIT=-0.0001 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, 17 Sep 2018, Christoph Hellwig wrote: > I think only having one clocksource is indeed the right thing. > > But that makes the whole TIMER_OF_DECLARE for each hart (cpu core for > those not RISC-V savvy) even more questionable than it already is. > > I think we should just initialize the clocksource directly as it is > architectually guaranteed to exist. Below is a completely untested > (not even compiled) version of your patch that does what I think > we should be doing here. But I'd rather hear from more timer and/or > DT savvy folks before proceeding. If this really does not need configuration and all actual implementations are not "allowed" to screw the timer up, then this surely can do without DT. Just for the record, this would be the first (architected) timer ever which just works. I'm having a hard time to believe this, but I'd certainly welcome it. > -TIMER_OF_DECLARE(riscv_timer, "riscv", riscv_timer_init_dt); > +core_initcall(riscv_timer_init); Are you sure that core_initcall is not too late? Thanks, tglx