Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp5070966imm; Tue, 18 Sep 2018 04:00:05 -0700 (PDT) X-Google-Smtp-Source: ANB0Vdb8zBfIMPgdPMkk26ZcXKS7Kb7fiYX7zNz0HanmiKssyopir9Ek/Ktl2+gEbYLY1aNznlkx X-Received: by 2002:a62:1c7:: with SMTP id 190-v6mr30277043pfb.1.1537268405573; Tue, 18 Sep 2018 04:00:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1537268405; cv=none; d=google.com; s=arc-20160816; b=C8LeWTnyL1LeDCzenxmUhEWCMbNva+1t5rPCTB443ok14/RKtbqq00M0e6QWRb6lwi QFWZU6kdgEv/xIBACgOGXvF4sMe1au98Q26QCrukJkBJa8QlqBw1jHRxOQ9v9yHZYINg t87zZtOhyiJUP7dDcJjMhYVMm/npAD4Y1l3xY6Nf45ramiXKn4lBKWluZ54W1HrHveGX GjAIKtI3WEqkStRfWqcPvy0mlBihljQKgZGSdSF8kMtc+MyG99uHOWuSmpQ9SFspu/0o vW34AbFS6dBN/A533ZF1RShMyhg/eV4Sr6sQgEyGGRrLQ7oRxZy+Gm0hb81knlVb+LSA Jj1g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=IbYJZ3jxkJEyVTWSfSPxTTtxc+zyGTqPPC7Y/6d+mLY=; b=tPN7Ovivk/JAPbnZerd6nS8Cfxh1JJsxM591YvCyVBB8X4a6Vl3zkNrvIWwvpHeEHB g6wxPzRUY3mB8B50fm/QHu8GzbGaI2pnGrj3uoIYzyqVhZH9jOeebDZjhhCxC8YkLJ7S INcdssohSZV0jLQ2llOJn6OpJkUO0Gnmrpy1Nzd6QA0pUFLCCEm1lBkx3qNlzmdK4JJ8 YI9OH1IYXDb68RDD0iNNEgF5QIvGhcWPX1S2/iXrZqDT1EbVs6bJhd3FGAVYFl2AE/2b +o10NT6f6cer7h8mueIb0l7hgdp7NHj8dogKYakUrq3ZNyTb12T2VXOcgXOHs7KYXXrC sxEw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 66-v6si18305495plb.428.2018.09.18.03.59.50; Tue, 18 Sep 2018 04:00:05 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729988AbeIRQ36 (ORCPT + 99 others); Tue, 18 Sep 2018 12:29:58 -0400 Received: from mx08-00178001.pphosted.com ([91.207.212.93]:55717 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1728631AbeIRQ36 (ORCPT ); Tue, 18 Sep 2018 12:29:58 -0400 Received: from pps.filterd (m0046661.ppops.net [127.0.0.1]) by mx08-.pphosted.com (8.16.0.21/8.16.0.21) with SMTP id w8IAsMjk004541; Tue, 18 Sep 2018 12:56:39 +0200 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx08-00178001.pphosted.com with ESMTP id 2mgryf0w8f-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Tue, 18 Sep 2018 12:56:38 +0200 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 2343C31; Tue, 18 Sep 2018 10:56:38 +0000 (GMT) Received: from Webmail-eu.st.com (Safex1hubcas24.st.com [10.75.90.94]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 9B3912AA2; Tue, 18 Sep 2018 10:56:37 +0000 (GMT) Received: from SAFEX1HUBCAS22.st.com (10.75.90.93) by Safex1hubcas24.st.com (10.75.90.94) with Microsoft SMTP Server (TLS) id 14.3.361.1; Tue, 18 Sep 2018 12:56:37 +0200 Received: from lmecxl0923.lme.st.com (10.48.0.237) by Webmail-ga.st.com (10.75.90.48) with Microsoft SMTP Server (TLS) id 14.3.361.1; Tue, 18 Sep 2018 12:56:36 +0200 From: Ludovic Barre To: Ulf Hansson , Rob Herring CC: Maxime Coquelin , Alexandre Torgue , , Gerald Baeza , Loic Pallardy , , , , , , Ludovic Barre Subject: [PATCH V2 24/27] mmc: mmci: add clock divider for stm32 sdmmc Date: Tue, 18 Sep 2018 12:55:41 +0200 Message-ID: <1537268144-21152-25-git-send-email-ludovic.Barre@st.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1537268144-21152-1-git-send-email-ludovic.Barre@st.com> References: <1537268144-21152-1-git-send-email-ludovic.Barre@st.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.48.0.237] X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:,, definitions=2018-09-18_04:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Ludovic Barre The STM32 sdmmc variant has a different clock divider. Signed-off-by: Ludovic Barre --- drivers/mmc/host/mmci.c | 2 ++ drivers/mmc/host/mmci.h | 2 ++ 2 files changed, 4 insertions(+) diff --git a/drivers/mmc/host/mmci.c b/drivers/mmc/host/mmci.c index 6b3c33f..d622fbb 100644 --- a/drivers/mmc/host/mmci.c +++ b/drivers/mmc/host/mmci.c @@ -1834,6 +1834,8 @@ static int mmci_probe(struct amba_device *dev, */ if (variant->st_clkdiv) mmc->f_min = DIV_ROUND_UP(host->mclk, 257); + else if (variant->stm32_clkdiv) + mmc->f_min = DIV_ROUND_UP(host->mclk, 2046); else if (variant->explicit_mclk_control) mmc->f_min = clk_round_rate(host->clk, 100000); else diff --git a/drivers/mmc/host/mmci.h b/drivers/mmc/host/mmci.h index 2d46a08..dcb1255 100644 --- a/drivers/mmc/host/mmci.h +++ b/drivers/mmc/host/mmci.h @@ -216,6 +216,7 @@ struct mmci_host; * @data_cmd_enable: enable value for data commands. * @st_sdio: enable ST specific SDIO logic * @st_clkdiv: true if using a ST-specific clock divider algorithm + * @stm32_clkdiv: true if using a STM32-specific clock divider algorithm * @datactrl_mask_ddrmode: ddr mode mask in datactrl register. * @blksz_datactrl16: true if Block size is at b16..b30 position in datactrl register * @blksz_datactrl4: true if Block size is at b4..b16 position in datactrl @@ -270,6 +271,7 @@ struct variant_data { bool datacnt_useless; bool st_sdio; bool st_clkdiv; + bool stm32_clkdiv; bool blksz_datactrl16; bool blksz_datactrl4; u32 pwrreg_powerup; -- 2.7.4