Received: by 2002:ac0:a5a6:0:0:0:0:0 with SMTP id m35-v6csp510119imm; Wed, 19 Sep 2018 02:33:45 -0700 (PDT) X-Google-Smtp-Source: ANB0VdbDZ2VCup0jkai8ZNY++PtH45cqHdeRpqGX69yPoRlt3nvptYvfNqdJEwg6OqKYevu+nL2t X-Received: by 2002:a63:e001:: with SMTP id e1-v6mr31993224pgh.380.1537349624959; Wed, 19 Sep 2018 02:33:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1537349624; cv=none; d=google.com; s=arc-20160816; b=B8o9UiM4vHu8kgMx6L4oahR6uO0Yht8pK9mWhuEklr1Ia6WxymqJHbbHmFGHGWmuRf YpVTsCDPhqhyZiMcf6VcnykIZCdmuda0js7KzBKypfg1qVtP7M8CkuonCcHLwAu+w6V3 iLpKUZQrLSnn2VQDfU7hEwnSBYqY7SucvJftZmN/4Nr0dESEdilsXJDM22HsJeqI6pv7 TS4Sm5JQrXWANttsnpDXVDjNwONlJFidizSihbLzUDghcDpPDpKOwXhIarJt5bKVWNLN Cf1LoU8oqlPDvr51K/Aj1knUZKoasQDVqgR6bRjWiJTnn18jNW7m1zX1CJg82K1D03SA DNug== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=HUnfq3vrF0jf6Keb103hhv4ZfHZG9pm9jVjdS3Xzxt8=; b=s3raQVO0QUNtmcu1KTtQ6yQ9oJpucgaj4VYB8gYcfBfX4Mn9qoo2Sd0bP9TxEG+CtD 8RNL+lMqMEbPTc4b2J2y6CWktzRIiqknDV7/hf4FYUAN1yEdmi808stQpemwTC4Jg/No RYESsDNanDEBxVaX4mFZM+MhssK2p7KYublSz3zLJQt2z5Zttt9q706e8UwypywVwmqV DnZ8ImvO/vRvDSueZtIHmcoabCmhw6vs5CBf1QCyxb0k77DMx9ByhC4/QC3gUX1GeOVX z1ltmOBo4ZK900nwUo9c0gN0e7ptG58Q6dyW/699czBZaKkgHwCmPfAj3xW8prTlMjZK Dv0Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m124-v6si22467213pfm.303.2018.09.19.02.33.29; Wed, 19 Sep 2018 02:33:44 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731125AbeISPKF (ORCPT + 99 others); Wed, 19 Sep 2018 11:10:05 -0400 Received: from mail.bootlin.com ([62.4.15.54]:43442 "EHLO mail.bootlin.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730688AbeISPKE (ORCPT ); Wed, 19 Sep 2018 11:10:04 -0400 Received: by mail.bootlin.com (Postfix, from userid 110) id 82E8820798; Wed, 19 Sep 2018 11:32:59 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on mail.bootlin.com X-Spam-Level: X-Spam-Status: No, score=-1.0 required=5.0 tests=ALL_TRUSTED,SHORTCIRCUIT, URIBL_BLOCKED shortcircuit=ham autolearn=disabled version=3.4.0 Received: from localhost (AAubervilliers-681-1-99-10.w90-88.abo.wanadoo.fr [90.88.4.10]) by mail.bootlin.com (Postfix) with ESMTPSA id 53B4C20795; Wed, 19 Sep 2018 11:32:49 +0200 (CEST) Date: Wed, 19 Sep 2018 11:32:49 +0200 From: Maxime Ripard To: Icenowy Zheng Cc: Chen-Yu Tsai , Rob Herring , dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-sunxi@googlegroups.com Subject: Re: [PATCH v2 0/4] Fix A64/R40 HDMI PHY device tree binding Message-ID: <20180919093249.lkjoaki6bi6ieyht@flea> References: <20180916043409.62374-1-icenowy@aosc.io> MIME-Version: 1.0 Content-Type: multipart/signed; micalg=pgp-sha256; protocol="application/pgp-signature"; boundary="7g7ukbp3bqtwy35t" Content-Disposition: inline In-Reply-To: <20180916043409.62374-1-icenowy@aosc.io> User-Agent: NeoMutt/20180716 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org --7g7ukbp3bqtwy35t Content-Type: text/plain; charset=us-ascii Content-Disposition: inline Content-Transfer-Encoding: quoted-printable On Sun, Sep 16, 2018 at 12:34:05PM +0800, Icenowy Zheng wrote: > When adding support for A64 HDMI PHY in 4.19, we assumed that the two > PLL-VIDEOs can both feed the HDMI PHY clock. However experiments show > that the mux bit discovered in R40 blob is not applicable on A64. This > is not discovered, as normally with a single display pipeline only > PLL-VIDEO0 will be used. >=20 > In this patchset the second PLL is dropped, and a binding specially for > R40 HDMI PHY is added (which seems to have the mux). >=20 > PATCH 1 is dropping second PLL for A64 HDMI PHY, and PATCH 2 to 4 > are adding R40 HDMI PHY binding, as R40 behaves differently with A64 > with this. >=20 > This patchset targets v4.19 fixes tree, because the binding is > introduced in v4.19, and if we don't fix it there a wrong binding will > be left in a stable version released. A64 display pipeline support is > not yet in v4.19, but R40 support is in it. Applied 1 and 4 as fixes for 4.19, 2 and 3 for 4.20, since they are not fixes per se, and the R40 display engine is not enabled in 4.19 anyway. Maxime --=20 Maxime Ripard, Bootlin Embedded Linux and Kernel engineering https://bootlin.com --7g7ukbp3bqtwy35t Content-Type: application/pgp-signature; name="signature.asc" -----BEGIN PGP SIGNATURE----- iQIzBAABCAAdFiEE0VqZU19dR2zEVaqr0rTAlCFNr3QFAluiF8AACgkQ0rTAlCFN r3RaAw//YLqqhPetvvB7J9Iks0Cmu4R84IAfdn9XQLNI8U7KaFJW90RQTg8EELUX POCmmXx70uWh1Jo04bl6Q+gSIfEO/PLUakgQiPk9p3FREWs+JG0fsYDLRb6jaVMr 0qBHBdGONSOCnQx1fTejQ6oLUzJo5pz9Zz1ZcXr5y56/NeRN6YncIwnq7bwiBdLo 4Xtv1sGrOf7zkzYsSegPe27QJilF8cv3Nhjnd1UGH1h6jDrZqf3ahsUL/XFgBa2O JE01KOZ/DeV7ZNBnRgsuhNNsDJKTQTw6ii26uvpZAR/+Fa27DagPc4DJi4kyV/uB PAHAm3yMlWSecDfPLpFA4EmSjIOkJTieGc0HUowf5UqZeyG5CKiE8k87jQmCdcGm SEouRTYXakk3EcR3qTeZ/z2vIS96rIvauWbp7fOL7pIxN2j5pfEhPFlFvvrdAwUt b/2LMzOsArNTBuwvOPFTMol9kiZGvNXlwJv1T3RR7EDNtr14fvPTWPNCr48xRl0p ENNKZOYkXlG2hKBocKNhI0jmjM/1XvA3DBTXX8V51I/Tv8vgXVgs2TgLhAfVsk5L 6kRHS16OQgn3cIaVg+vjV9QWYASei7wKeNm78gcdqbNhqR3teqEkF3nNcQNyvi+e WgbW1g+L97J3oOWU/1/YMUXygtUnuhDYzxg7nnGqPXP56rkDMMc= =gOnr -----END PGP SIGNATURE----- --7g7ukbp3bqtwy35t--